|
S1004 Datasheet, PDF (10/42 Pages) Seiko Instruments Inc – BUILT-IN DELAY CIRCUIT (EXTERNAL DELAY TIME SETTING) | |||
|
◁ |
BUILT-IN DELAY CIRCUIT (EXTERNAL DELAY TIME SETTING) VOLTAGE DETECTOR WITH SENSE PIN
S-1004 Series
Rev.2.1_00
ï® Electrical Characteristics
1. Nch open-drain output product
Table 11
(Ta = +25°C unless otherwise specified)
Item
Symbol
Condition
Min.
Typ.
Max.
Unit
Test
Circuit
Detection voltage*1 âVDET
0.95 V ⤠VDD ⤠10.0 V
1.0 V ⤠âVDET(S) < 2.2 V
2.2 V ⤠âVDET(S) ⤠5.0 V
âVDET(S)
â 0.022
âVDET(S)
à 0.99
âVDET(S)
âVDET(S)
âVDET(S)
+ 0.022
âVDET(S)
à 1.01
V
V
1
1
Hysteresis width VHYS
â
âVDET âVDET âVDET
à 0.03 à 0.05 à 0.07
V
1
Current
consumption*2
ISS
VDD = 10.0 V, VSENSE = âVDET(S) + 1.0 V
â
0.50 0.90 μA
2
Operation voltage VDD
â
0.95
â
10.0
V
1
Output transistor
VDD = 0.95 V
0.59 1.00
â
mA
3
Output current
IOUT
Nch
VDS*3 = 0.5 V
VSENSE = 0.0 V
VDD = 1.2 V
VDD = 2.4 V
VDD = 4.8 V
0.73 1.33
â
mA
3
1.47 2.39
â
mA
3
1.86 2.50
â
mA
3
Output transistor
Leakage current ILEAK
Nch
â
VDD = 10.0 V, VDS*3 = 10.0 V, VSENSE = 10.0 V
â
0.08 μA
3
Detection voltage
temperature
coefficient*4
ÎâVDET
ÎTa ⢠âVDET
Ta
=
â40°C
to
+85°C
â
±100 ±350 ppm/°C 1
Detection
delay time*5
Release
delay time*6
tDET
tRESET
VDD = 5.0 V
VDD = âVDET(S) + 1.0 V, CD = 4.7 nF
â
40
â
μs
4
10.79 12.69 14.59 ms
4
SENSE pin
resistance
RSENSE
1.0 V ⤠âVDET(S) < 1.2 V
1.2 V ⤠âVDET(S) ⤠5.0 V
5.0
19.0 42.0 MΩ
2
6.0
30.0 98.0 MΩ
2
*1. âVDET: Actual detection voltage value, âVDET(S): Set detection voltage value (the center value of the detection voltage
range in Table 3 or Table 4)
*2. The current flowing through the SENSE pin resistance is not included.
*3. VDS: Drain-to-source voltage of the output transistor
*4. The temperature change of the detection voltage [mV/°C] is calculated by using the following equation.
ÎâVDET
ÎTa
[mV/°C]*1 = âVDET(S) (typ.)[V]*2 Ã
ÎâVDET
ÎTa ⢠âVDET
[ppm/°C]*3 ÷ 1000
*1. Temperature change of the detection voltage
*2. Set detection voltage
*3. Detection voltage temperature coefficient
*5. The time period from when the pulse voltage of 6.0 V â âVDET(S) â 2.0 V or 0 V is applied to the SENSE pin to when
VOUT reaches VDD / 2, after the output pin is pulled up to 5.0 V by the resistance of 470 kΩ.
*6. The time period from when the pulse voltage of 0.95 V â 10.0 V is applied to the SENSE pin to when VOUT reaches
VDD à 90%, after the output pin is pulled up to VDD by the resistance of 100 kΩ.
10
Seiko Instruments Inc.
|
▷ |