English
Language : 

SE2528L Datasheet, PDF (1/2 Pages) SiGe Semiconductor, Inc. – 2.4 GHz Power Amplifier with Power Detector
SE2528L
2.4 GHz Power Amplifier with Power Detector
Applications
ƒ DSSS 2.4 GHz WLAN (IEEE802.11b)
ƒ OFDM 2.4 GHz WLAN (IEEE802.11g)
ƒ Access Points, PCMCIA, PC cards
Features
ƒ Single 3.3 V Supply Operation
o 21 dBm, EVM = 3 %, 802.11g, OFDM 54
Mbps
o 24 dBm, ACPR < -32 dBc, 802.11b
ƒ Dual Supply Operation
o 23 dBm, EVM = 3 %, 802.11g, OFDM 54
Mbps
o 25 dBm, ACPR < -32 dBc, 802.11b
ƒ 33 dB Gain
ƒ Pin for pin compatible to the SE2525L
ƒ Selectable Power Detector Slope for use with
multiple chipsets (Negative and Positive)
ƒ Integrated power amplifier enable pin (VEN)
ƒ Lead Free package, 16 pin 4 mm x 4 mm x 0.9
mm QFN
Ordering Information
Part Number
SE2528L
SE2528L-R
SE2528L-EK1
Package
16 Pin QFN
16 Pin QFN
Evaluation Kit
Functional Block Diagram
Remark
Samples
Tape and Reel
Standard
Product Description
The SE2528L is a 2.4 GHz power amplifier designed
for use in the 2.4 GHz ISM band for wireless LAN
applications. The device incorporates two selectable
power detectors for closed loop monitoring of the
output power.
The SE2528L is form, fit and function identical to
SiGe’s SE2525L. The SE2528L design can be
placed on SE2525L designs to provide higher output
power with only a few component changes.
The SE2528L also offers a high power mode by
operating at 5 V. This provides an extra 2 dB of
improved EVM performance.
The SE2528L includes a digital enable control for
device on/off control.
The device is pin for pin compatible to SiGe’s
SE2525L, allowing both devices to share the same
application board with only a few component changes
required. This provides users with both a high and
low power solution without changing the layout.
The SE2528L temperature compensated power
detector has two selectable power detectors slopes,
positive and negative. This allows easy use with
multiple chipsets. The detector is also highly immune
to mismatch at its output with less than 1.5 dB of
variation with a 2:1 mismatch.
VCC0
VEN
Bias Generator
IN
Stage 1
Stage 2
Stage 3
Detector
(with Switch)
V CC1
V CC2 SLOPE SEL V DETOUT
Figure 1: Functional Block Diagram
DST-00074ƒ Rev 1.3 ƒ May-26-2009
OUT/VCC3
1 of 2