English
Language : 

LV25200M_10 Datasheet, PDF (36/45 Pages) Sanyo Semicon Device – Single chip Tuner IC for Car Radio
Continued from preceding page.
No.
Control block/data
(8) PLL filter changeover
MODE1,MODE2
(9) OSC dividing ratio control
WEATHER
DIV_SW3
(10) IC internal signal I/O port
Control data
(11) X-TAL OSC
Fine adjustment data
(12) AMSD speedup
SDSPEED
(13) DO pin
Control data
IL0,IL1
(14) AM/FM-AGC ON
Control data
FMAGC_ON
AMAGC_ON
(15) IF count sensitivity
deterioration control data
CTC
LV25200M
Description
¤ Data to select/changeover the PLL filter
MODE1 MODE2 AM/FM SEEK1 SEEK2
0
0
0
*
*
0
0
1
*
*
1
0
0
1
1
1
0
0
0
1
1
0
0
1
0
1
0
1
*
*
0
1
0
1
1
0
1
0
0
1
0
1
0
1
0
0
1
1
*
*
AM filter
OFF
ON
OFF
OFF
ON
ON
OFF
OFF
ON
ON
* don’t care
FM filter
ON
OFF
ON
ON
OFF
OFF
ON
ON
ON
ON
Related data
AM/FM
SEEK1,
SEEK2
¤ Data to set the OSC dividing ratio at reception of AM/FM/WB
WEATHER
DIV_SW3
Dividing ratio
0
0
2-division
0
1
3-division
1
0
1-division
1
1
1-division
Data to designate I/O of the I/O port
“Data” =0: input port Select “0” normally.
=1: output port Select “1” for IC test
* Select “0” for cases other than IC test.
Data to detune the reference frequency X’tal=20.5MHz when beat has occurred
Variable by about 100Hz per bit in eight steps of 0 to 7 bits
X’tal to be loaded with the external capacity at the 3-bit (110) setting
X’tal OSC ADJ
0 0 0 +390Hz
1 0 0 +250Hz
0 1 0 +110Hz
1 1 0 X’tal (center value)
0 0 1 -100Hz
1 0 1 -190Hz
0 1 1 -280Hz
1 1 1 -350Hz
Data to speed up the SD rise time in the AM mode
“SDSPEED”=0: NORMAL mode
=1: speedup mode
¤ Data to control the DO pin output
IL1
Il0
IN
0
0
Open
0
1
SD pin state (PIN13)
1
0
Pin I2 state (not used)
1
1
Do not use
Open when I/O-1 and I/O-2 pins are designated as output ports.
Note) Do not use with X’tal OSC STOP (DO does not change)
Data to make AGC of each of AM and FM effective
“FMAGC_ON”=0: NORMAL mode
=1: Forced ON mode
For FM
“AMAGC_ON”=0: NORMAL mode
=1: Forced ON mode
For AM
¤ Decrease the input sensitivity with CTC=1.
* Do not attempt change of bits during count (except for EVR).
AM/FM
P0 to P15
OSC D1,
OSC D2
Continued on next page.
No.A0976-36/45