English
Language : 

LC87F2924B Datasheet, PDF (19/28 Pages) Sanyo Semicon Device – CMOS IC FROM 26K byte, RAM 768 byte on-chip 8-bit 1-chip Microcontroller
LC87F2924B
Serial Input/Output Characteristics at Ta = -40°C to +85°C, VSS1 = VSS2 = VSS3 = 0V
1. SIO0 Serial I/O Characteristics (Note 4-1-1)
Parameter
Frequency
Symbol
tSCK(1)
Pin/Remarks
Conditions
SCK0(P12)
See Fig. 6.
VDD[V]
Specification
min
typ
max
unit
2
Low level
pulse width
High level
pulse width
Frequency
Low level
pulse width
High level
pulse width
Data setup time
Data hold time
tSCKL(1)
tSCKH(1)
tSCKHA(1)
tSCK(2)
SCK0(P12)
tSCKL(2)
tSCKH(2)
tSCKHA(2)
tsDI(1)
thDI(1)
SB0(P11),
SI0(P11)
• Continuous data
transmission/reception mode
• See Fig. 6.
• (Note 4-1-2)
• CMOS output selected
• See Fig. 6.
2.2 to 5.5
1
1
4
4/3
1/2
2.2 to 5.5
1/2
• Continuous data
transmission/reception mode
• CMOS output selected
• See Fig. 6.
• Must be specified with
respect to rising edge of
SIOCLK.
• See Fig. 6.
tSCKH(2)
+2tCYC
2.2 to 5.5
0.03
2.2 to 5.5
0.03
tCYC
tSCK
tSCKH(2)
+(10/3)
tCYC
tCYC
Output delay
time
tdD0(1)
tdD0(2)
tdD0(3)
SO0(P10),
SB0(P11)
• Continuous data
transmission/reception mode
• (Note 4-1-3)
• Synchronous 8-bit mode
• (Note 4-1-3)
2.2 to 5.5
2.2 to 5.5
(Note 4-1-3)
2.2 to 5.5
(1/3)tCYC
+0.05
μs
1tCYC
+0.05
(1/3)tCYC
+0.15
Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.
Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SI0RUN being set when serial clock
is "H" to the first negative edge of the serial clock must be longer than tSCKHA.
Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning
of output state change in open drain output mode. See Fig. 6.
No.A1211-19/28