English
Language : 

LC87F5JC8A Datasheet, PDF (14/25 Pages) Sanyo Semicon Device – FROM 128K byte, RAM 4096 byte on-chip 8-bit 1-chip Microcontroller
LC87F5JC8A
Recommended Operating Range / Ta = -20°C to +70°C, VSS1 = VSS2 = VSS3 = 0V
Parameter
Operating
supply voltage
(Note 2-1)
Symbol
VDD(1)
Pin/Remarks
VDD1=VDD2=VDD3
Conditions
0.245µs ≤ tCYC ≤ 200µs
0.367µs ≤ tCYC ≤ 200µs
1.47µs ≤ tCYC ≤ 200µs
VDD [V]
min
3.0
2.5
2.2
Specification
typ
max
unit
5.5
5.5
5.5
Memory
sustaining
VHD
VDD1=VDD2=VDD3
RAM and register contents
sustained in HOLD mode.
2.0
5.5
supply voltage
High level input
voltage
VIH(1)
Ports 1, 2
P71 to P73
P70 port input
2.2 to 5.5
0.3VDD
+0.7
VDD
/interrupt side
VIH(2)
Ports 0, 8, B, C
PWM2, PWM3
2.2 to 5.5
0.3VDD
+0.7
VDD
VIH(3)
Port 70 watchdog
timer side
2.2 to 5.5 0.9VDD
VDD
V
VIH(4)
XT1, XT2, CF1
RES
2.2 to 5.5
0.75VDD
VDD
Low level input
voltage
VIL(1)
Ports 1, 2
P71 to P73
4.0 to 5.5
VSS
0.1VDD
+0.4
P70 port input
/interrupt side
2.2 to 4.0
VSS
0.2VDD
VIL(2)
Ports 0, 8, B, C
PWM2, PWM3
4.0 to 5.5
VSS
0.15VDD
+0.4
VIL(3)
Port 70 watchdog
timer side
2.2 to 4.0
2.2 to 5.5
VSS
VSS
0.2VDD
0.8VDD
-1.0
VIL(4)
XT1, XT2, CF1
RES
2.2 to 5.5
VSS
0.25VDD
Instruction cycle
time
(Note 2-2)
tCYC
3.0 to 5.5
2.5 to 5.5
2.2 to 5.5
0.245
0.367
1.47
200
200 µs
200
External system FEXCF(1) CF1
clock frequency
• CF2 pin open
3.0 to 5.5
0.1
12
• System clock frequency
division ratio=1/1
2.5 to 5.5
0.1
8
• External system clock duty
=50 ± 5%
2.2 to 5.5
0.1
2 MHz
• CF2 pin open
3.0 to 5.5
0.2
24.4
• System clock frequency
2.5 to 5.5
0.2
16
division ratio=1/2
2.2 to 5.5
0.2
4
Oscillation
FmCF(1) CF1, CF2
12MHz ceramic oscillation
3.0 to 5.5
12
frequency range
See Fig. 1.
(Note 2-3)
FmCF(2) CF1, CF2
8MHz ceramic oscillation
2.5 to 5.5
8
See Fig. 1.
FmCF(3) CF1, CF2
4MHz ceramic oscillation
See Fig. 1.
2.2 to 5.5
MHz
4
FmRC
Internal RC oscillation
2.2 to 5.5
0.3
1.0
2.0
FmMRC
Frequency variable RC
2.2 to 5.5
16
oscillation source oscillation
FsX’tal
XT1, XT2
32.768kHz crystal oscillation
2.2 to 5.5
32.768
kHz
See Fig. 2.
Note 2-1: VDD must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.
Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a
division ratio of 1/2.
Note 2-3: See Tables 1 and 2 for the oscillation constants.
No.8297-14/25