English
Language : 

KM736V689 Datasheet, PDF (5/15 Pages) Samsung semiconductor – 64Kx36 Synchronous SRAM
KM736V689/L
PRELIMINARY
64Kx36 Synchronous SRAM
TRUTH TABLES
SYNCHRONOUS TRUTH TABLE
CS1 CS2 CS2 ADSP ADSC ADV WRITE CLK Address Accessed
H
X
X
X
L
X
X
↑
N/A
L
L
X
L
X
X
X
↑
N/A
L
X
H
L
X
X
X
↑
N/A
L
L
X
X
L
X
H
X
L
H
L
L
L
H
L
H
L
H
L
H
L
X
X
↑
N/A
L
X
X
↑
N/A
X
X
X
↑
External Address
L
X
L
↑
External Address
L
X
H
↑
External Address
X
X
X
H
H
X
X
X
X
X
X
H
H
L
H
↑
H
L
H
↑
H
L
L
↑
Next Address
Next Address
Next Address
H
X
X
X
X
X
X
H
H
X
X
X
X
X
X
H
H
X
X
X
H
L
L
↑
Next Address
H
H
H
↑
Current Address
H
H
H
↑
Current Address
H
H
L
↑
Current Address
H
H
L
↑
Current Address
NOTE : 1. X means "Don′t Care".
2. The rising edge of clock is symbolized by ↑.
3. WRITE = L means Write operation in WRITE TRUTH TABLE.
WRITE = H means Read operation in WRITE TRUTH TABLE.
4. Operation finally depends on status of asynchronous input pins(ZZ and OE).
WRITE TRUTH TABLE
GW
BW
WEa
WEb
WEc
WEd
H
H
X
X
X
X
H
L
H
H
H
H
H
L
L
H
H
H
H
L
H
L
H
H
H
L
H
H
L
L
H
L
L
L
L
L
L
X
X
X
X
X
NOTE : 1. X means "Don′t Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).
Operation
Not Selected
Not Selected
Not Selected
Not Selected
Not Selected
Begin Burst Read Cycle
Begin Burst Write Cycle
Begin Burst Read Cycle
Continue Burst Read Cycle
Continue Burst Read Cycle
Continue Burst Write Cycle
Continue Burst Write Cycle
Suspend Burst Read Cycle
Suspend Burst Read Cycle
Suspend Burst Write Cycle
Suspend Burst Write Cycle
Operation
READ
READ
WRITE BYTE a
WRITE BYTE b
WRITE BYTE c and d
WRITE ALL BYTEs
WRITE ALL BYTEs
ASYNCHRONOUS TRUTH TABLE
(See Notes 1 and 2):
Operation
ZZ
OE
I/O Status
Sleep Mode
H
X
High-Z
Read
L
L
L
H
DQ
High-Z
Write
L
X
Din, High-Z
Deselected
L
X
High-Z
NOTE
1. X means "Don′t Care".
2. ZZ pin is pulled down internally
3. For write cycles that following read cycles, the output buffers must
be disabled with OE, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current
does not depend on cycle time.
5. Deselected means power down state of which stand-by current
depends on cycle time.
-5-
April 1997
Rev 1.0