KB2512 Datasheet, PDF (17/36 Pages) Samsung semiconductor – DEFLECTION PROCESSOR FOR MULTISYNC MONITORS

DEFLECTION PROCESSOR FOR MULTISYNC MONITORS
KB2512
NOTES:
1. Duty cycle is the ratio of power transistor off time period. Power transistor is off when output transistor is off.
2. Initial condition for safe operation start up.
3. S and C correction are inhibited so the output sawtooth has a linear shape.
4. With register 07 at byte x0xxxxxx (s-correction is inhibited) then the S correction is inhibited, and with register 08 at byte
x0xxxxxx (C-Correction is inhibited) consequently the sawtooth has a linear shape.
5. These parameters are not tested on each unit. They are measured during our internal qualification.
6. The external power transistor is OFF during 400ns.
7. These parameters are not tested on each unit. They are measured during out internal qualification.
8. Refers to notes 4.
9. TH is the Horizontal period.
10. These parameters are not tested on each unit. They are measured during our internal qualification procedure which
includes characterization on batches coming from corners of our processes and also temperature characterization.
11. See Figure 7 for explanation of reference phase.
12. See Figure 11.
13. This is the frequency range for which the vertical oscillator will automatically synchronize, using a single capacitor value on
Pin 22 and with a constant ramp amplitude.
14. TV is the vertical period.
15. When not used the DC breathing control pin must be connected to 12V.
CAUTIONS:
The ICS near CDT can be latched up by EHT. Therefore, in order to minimize the impact of the EHT, it is necessary to place
ICs far from CDT.
16