English
Language : 

K4H560438D-GC Datasheet, PDF (1/26 Pages) Samsung semiconductor – DDR 256Mb
256Mb
Key Features
• Double-data-rate architecture; two data transfers per clock cycle
• Bidirectional data strobe(DQS)
• Four banks operation
• Differential clock inputs(CK and CK)
• DLL aligns DQ and DQS transition with CK transition
• MRS cycle with address key programs
-. Read latency 2, 2.5 (clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
• All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
• Data I/O transactions on both edges of data strobe
• Edge aligned data output, center aligned data input
• LDM,UDM/DM for write masking only
• Auto & Self refresh
• 7.8us refresh interval(8K/64ms refresh)
• Maximum burst refresh cycle : 8
• 60 Ball FBGA package
ORDERING INFORMATION
Part No.
K4H560438D-GC(L)B3
K4H560438D-GC(L)A2
K4H560438D-GC(L)B0
K4H560838D-GC(L)B3
K4H560838D-GC(L)A2
K4H560838D-GC(L)B0
K4H561638D-GC(L)B3
K4H561638D-GC(L)A2
K4H561638D-GC(L)B0
Org.
64M x 4
32M x 8
16M x 16
Max Freq.
B3(DDR333@CL=2.5)
A2(DDR266@CL=2)
B0(DDR266@CL=2.5)
B3(DDR333@CL=2.5)
A2(DDR266@CL=2)
B0(DDR266@CL=2.5)
B3(DDR333@CL=2.5)
A2(DDR266@CL=2)
B0(DDR266@CL=2.5)
Interface
SSTL2
SSTL2
SSTL2
DDR SDRAM
Package
60 ball FBGA
60 ball FBGA
60 ball FBGA
Operating Frequencies
Speed @CL2
Speed @CL2.5
*CL : Cas Latency
- B3(DDR333)
133MHz
166MHz
- A2(DDR266A)
133MHz
133MHz
- B0(DDR266B)
100MHz
133MHz
Rev. 2.2 Mar. ’03
-1-