BU2661FV Datasheet, PDF (6/6 Pages) Rohm – Low-voltage RDS / RBDS decoder

Audio ICs
FCircuit operation
Output data timing
BU2661FV
The clock (RCLK) frequency is 1187.5Hz. Depending on the state of the internal PLL clock, the data (RDATA) is replaced
in synchronous with either the rising or falling edge of the clock. To read the data, you may choose either the rising or
falling edge of the clock as the reference. The data is valid for 416.7µs. after the reference clock edge.
QUAL pin operation: Indicates the quality of the demodulated data.
(1) Good data: HI
(2) Poor data: LO
(3) No signal: LO
(4) Noise input: HI / LO (flutters)
ARI pin operation: ARI / RDS distinction
(1) ARI: HI
(2) RDS)ARI: HI
(3) RDS: LO
(4) No signal: unstable
(5) Noise input: unstable
RESET input pin: Resets the digital circuit. Connect to ground or leave open during operation.
FExternal dimensions (Units: mm)
919