BU3058FV Datasheet, PDF (3/5 Pages) Rohm – Silicon monolithic Integrated circuit

3/4
○Package Outline, Appearance of Marker
3058F
Lot No.
○Pin Function
PIN No. PIN Name
1
XIN
2
AVDD1
3
AVSS1
4
VCTRL
5
AVDD2
6
AVSS2
7
SEL1
8
SEL2
9
CLK27M
10
TEST
11
CLK54M
12
VSS
13
VDD
14
CLKOUT
15
PDB
16
XOUT
SSOP-B16
Function
Crystal Input terminal
Power supply for VCXO
GND for VCXO
VCXO control input terminal
Power supply for PLL-Analog
GND for PLL-Analog
CLKOUT output control terminal1
CLKOUT output control terminal2
27.000000MHz Output
Test terminal with pull-down
54.000000MHz Output
GND for PLL-Digital
Power supply for PLL-Digital
66.000000MHz / 74.250000MHz / 77.000000MHz / 82.000000MHz Output
Power-down control terminal,with pull-up
Crystal Output terminal
●Cautions on use（BU3058FV）
Basically, mount ICs to the printed circuit board for use. (If the ICs are not mounted to the printed circuit board,
the characteristics of ICs may not be fully demonstrated.)
Mount 0.1µF capacitors in the vicinity of the IC PINs between 2PIN (AVDD1), 3PIN (AVSS1), and 5PIN(AVDD2),
6PIN(AVSS2), and 12PIN (VSS), 13PIN (VDD) respectively.
To obtain accurate frequency, capacitance (pF) need to be placed between 3PIN (AVSS1) and 1PIN (XIN),
3PIN (AVSS1) and 16PIN(XOUT).
Depending on the conditions of the printed circuit board, mount an additional electrolytic capacitor between the
power supply and GND terminal.
For EMI protection, it is effective to put ferrite beads in the origin of power supply to be fed to BU3058FV from the
printed circuit board or to insert a capacitor (of 1 or less), which bypasses high frequency desired, between the
power supply and the GND terminal.
For ICs with more than one power supply, it is possible that rush current may flow instantaneously due to the
internal powering sequence and delays. Therefore, give special consideration to power coupling capacitance, power
wiring, width of GND wiring, and routing of wiring.
REV. A