English
Language : 

RT8130B Datasheet, PDF (3/16 Pages) Richtek Technology Corporation – 12V High Efficiency Synchronous Buck PWM Controller
Function Block Diagram
COMP/EN
VCC
RT8130B
Regulator
BOOT
UGATE
FB
+
VREF
EA
-
PWM
+
CMP
PHASE
VCC
-
+
Control
IOCSET
VREF
CMP
-
UV_level +
UV
Logic
OC
Current
-
Sense & OCP VCC
OV_level - OV
+
Comparator
LGATE
PGH_level +
GND
-
PGL_level -
+
-1
PGOOD
Operation
The RT8130B is a high efficiency single-phase
synchronous Buck controller with integrated MOSFET
driver. The controller has a fixed frequency control, a fixed
frequency 300kHz oscillator is integrated to minimize
external components.
Enable
The RT8130B remains in shutdown if the COMP/EN pin
is lower than 0.3V (Max). When the COMP/EN pin rises
above the enable trip point, the RT8130B will begin a soft-
start cycle.
Over-Current Threshold Setting
Current limit threshold is externally programmed by adding
a resistor (ROCSET) between LGATE and GND. Once VCC
exceeds the POR threshold, an internal current source
IOC flows through ROCSET. The voltage across ROCSET is
stored as the current limit protection threshold. After that,
the current source is switched off.
Under-Voltage Protection
If the FB voltage is lower than the UVP threshold during
normal operation, UVP will be triggered. When the UVP
is triggered, both UGATE and LGATE go low until VCC is
resupplied and exceeds the POR rising threshold voltage.
Over-Voltage Protection
If the FB pin voltage is higher than the OVP threshold
during normal operation, OVP will be triggered. When OVP
is triggered, UGATE will go low and LGATE will go high
until VCC is resupplied and exceeds the POR rising
threshold voltage.
Copyright ©2015 Richtek Technology Corporation. All rights reserved.
DS8130B-00 June 2015
is a registered trademark of Richtek Technology Corporation.
www.richtek.com
3