RT4801H Datasheet, PDF (2/22 Pages) Richtek Technology Corporation – Dual Output LCD Bias for Smartphones and Tablets

RT4801H
Pin Configurations
(TOP VIEW)
ENN A1 A2 A3 CF2
VON
ENP B1 B2 B3 PGND
SCL
VIN C1 C2 C3 CF1
SDA
LXP D1 D2 D3 BST
GND
PGND E1 E2 E3 VOP
BST
WL-CSP-15B 1.31x2.07 (BSC)
Marking Information
49W
49 : Product Code
W : Date Code
Functional Pin Description
Pin No.
Pin Name
Pin Function
A1
ENN
Enable Control Input for VON.
A2
VON
Negative Terminal Output.
A3
CF2
Negative Charge Pump Flying Capacitor Pin.
B1
ENP
B2
SCL
Enable Control Input for VOP.
Clock of I²C.
B3, E1 PGND
Power Ground.
C1
VIN
C2
SDA
Power Input.
Data of I²C.
C3
CF1
Negative Charge Pump Flying Capacitor Pin.
D1
LXP
Switching Node of Boost Converter.
D2
GND
Ground. The exposed pad must be soldered to a large PCB and connected to
GND for maximum power dissipation.
D3, E2 BST
Output Voltage of Boost Converter.
E3
VOP
Positive Terminal Output.
Copyright © 2016 Richtek Technology Corporation. All rights reserved.
www.richtek.com
2
is a registered trademark of Richtek Technology Corporation.
DS4801H-00 May 2016