RT9107B Datasheet, PDF (16/42 Pages) Richtek Technology Corporation – Dual-Channel Digital Audio System

RT9107B
Table 1. Register Map
Bit
ADR
Name
B
7
6
5
4
3
Default
2
1
0
0x00 Clock control 1
FS[2:0]
MS[2:0]
0x6C
0x01 ID
1
0x02 ERR_STATUS 1 MCLK PLL SCLK
0x03 SYS_CTRL_1 1 HPF Reserved SH_M
0x04 Audio_interface 1
Reserved
ID_CODE[7:0]
LRCK
Reserved
Clip
indicator
OC/OT/
OV/UV
Reserved
DEM[1:0]
AUD_FMT[3:0]
0x00
0x00
0xA0
0x05
0x05 SYS_CTRL_2 1
0x06 SOFT_MUTE 1
0x07 M_VOL
1
PWDN
SUB_BD BASS_C A_SEL
SM_CH3
SM_
CH2
SM_CH1
M_VOL[7:0]
0x40
0x00
0xFF
0x08 CH1_VOL
1
CH1_VOL[7:0]
0x30
0x09 CH2_VOL
1
CH2_VOL[7:0]
0x30
0x0A CH3_VOL
1
CH3_VOL[7:0]
0x30
0x0E VOL_CONFIG 1
Sub_ Ch3_
Vol_set Vol_set
VOL_SLEW_RATE[2:0] 0x91
0x10 SDM_LIMIT 1
0x19 PWM_SDG 1
0x1C REC_TIME
1
SDM_LIMIT[2:0]
PWM4 PWM3 PWM2 PWM1
_SG
_SG _SG
_SG
RECOVER_TIME[3:0]
0x02
0x30
0x02
0x20 IN_MUX
4
3
CH1_
BD
2
CH1_MAP[2:0]
CH2_BD
CH2_MAP[2:0]
0x00
0x89
0x77
1
0x72
4
3
0x21 SUB CH Map
2
1
SUB_
MAP
0x00
0x00
0x43
0x03
4
0x01
0x25 PWM_O Map ³
2
OUT_A[1:0]
OUT_C[1:0]
OUT_B[1:0]
OUT_D[1:0]
0x02
0x13
1
0x45
4
0x00
0x46 DRC Control
3
2
1
4 B3_32K
B3_48K B3_16K
DRC2_
EN
B3_22K B3_8K
DRC1_
EN
B3_11K
0x00
0x00
0x00
0x0F
0x50 BAND_SEL
3 B2_32K
2 B1_32K
B2_48K B2_16K B2_22K B2_8K B2_11K 0x70
B1_48K B1_16K B1_22K B1_8K B1_11K 0x80
1 EQ_EN
B_MAP BQL
BAND_SW[2:0]
0x00
Copyright ©2016 Richtek Technology Corporation. All rights reserved.
www.richtek.com
16
is a registered trademark of Richtek Technology Corporation.
DS9107B-00 November 2016