RT9481 Datasheet, PDF (10/41 Pages) Richtek Technology Corporation – Easy to Use Power Bank Solution

RT9481
Parameter
Symbol
Test Conditions
USBOUT Attach/Detach Detection
USBOUT Attach Voltage
USBOUT Attach/Detach
Threshold
Detect Time 1
VBAT = 3V, COUT = 30F,
0X24[4:2] = 010
Detect Time 2
VBAT = 3V, COUT = 50F,
0X24[4:2] = 100
LDO 2.8V
Output Voltage
VOUT_2.8V
COUT = 1F
Output Current
IOUT_2.8V
VDDA > 3V
The Time for VOUT Ready tRDY_2.8V
COUT = 1F
ADC Characteristics
Resolution
Measurement Error
VGERR
VBAT and TS
20C to 70C, VBAT and TS
Conversion Time
TCONV
Logic Inputs (SDA SCL)
SDA, SCL Input _High-Level
Threshold
Voltage
Low-Level
Open Drain Low Voltage
VODL
I²C Timing Characteristics
ISINK = 1mA
SCL Clock Rate
fSCL
Hold Time (Repeated) START
Condition. After this period,
the first clock pulse is
generated
tHD;STA
VDDA = 3.3V
Input Power
DCP Controller Power UVLO
Threshold Voltage from VMID
VUVLO_R_DCP
_CTRL
Rising
UVLO Hysteresis
VUVLO_F_CP_ _Falling
CTRL
DCP Controller Supply
Current
IDCP_CTRL 4.5V < VUID < 5V
BC1.2 DCP Mode
DP and DM Shorting
Resistance
RDPM_SHORT VDP = 0.8V, IDM = 1mA
Resistance Between DP/DM
and GND
Voltage Threshold on DP1
under which the Device Goes
Back to Divider Mode
RDCHG_
SHORT
VDPL_TH_DET
DP = 0.8V
Falling
Min Typ Max Unit
--
1.45
--
V
--
3.3
--
A
--
375
--
ms
--
600
--
ms
2.66 2.8 2.94 V
10
--
-- mA
1
--
--
ms
--
12
10
--
20
--
--
--
--
Bit
10
mV
20
25 ms
1.5
--
--
V
--
--
0.4
--
--
0.4
V
--
--
400 kHz
0.6
--
--
ms
3.9
4.1
4.3
V
100 200 300 mV
--
150 200 A
--
157 200 
350 656 1150 k
310 330 350 mV
Copyright © 2015 Richtek Technology Corporation. All rights reserved.
www.richtek.com
10
is a registered trademark of Richtek Technology Corporation.
DS9481-00 June 2015