English
Language : 

R8A66593FP Datasheet, PDF (77/144 Pages) Renesas Technology Corp – ASSP (USB2.0 Peripheral Controller)
R8A66593FP/BG
3.1.8 Power-Consumption Control
3.1.8.1 Power Consumption Control Outline
The R8A66593 controller offers two types of low-consumption power supply: Low Power Sleep State and Vcc-OFF
State. Table 3.5 provides a description of each low-power consumption state.
Figure 3.1 shows a diagram of the controller status transitions.
Table 3.5 Low Power Consumption States
Controller State
Low Power
Sleep State
Vcc-OFF State
Description
The controller transitions to the low-power sleep state when “LPSME=1” is set during
initialization, and the clock is stopped in the current controller operation state (refer to
3.1.9.2). The value of each register is maintained, but the contents of the FIFO buffer are
not saved.
The controller can be transitioned to the Vcc-OFF state by turning off only Vcc while
keeping VIF on. This state reduces power consumption even further than that of the
low-power sleep state.
The values in the registers are not saved.
VCC, AVCC, VIF on
H/W Reset
Initialized state
after H/W reset
Initialization
(when “attach” etc.
is detected)
Normal operating
state
VCC or AVCC off
(VIF remains on)
VCC, AVCC
on
VCC OFF state
Stop clock
sequence completed
Recovery event *1)
Low-power sleep
state
Only VCC off
(VIF remains ON)
1) Recovery Event:
CS_N signal is asserted by CPU dummy read when “PCSDIS=1” or
detection of RESM interrupt when “RSME=1”, or
detection of VBINT interrupt when “VBSE=1”.
Figure 3.1 Controller State Transition Diagram
R19DS0071EJ0101 Rev1.01
Jun 28,2013
Page 77 of 142