M65857FP Datasheet, PDF (5/10 Pages) Renesas Technology Corp – MITUBISHI SOUND PROCESSOR ICS

M65857FP
Electrical Characteristics
Item
Circuit current
Voltage gain
Total harmonic
Distortion
Maximum input voltage
Maximum output voltage
Output noise voltage
Channel separation
Digital delay voltage
gain
Digital delay total
harmonic distortion
Digital delay maximum
output voltage
Digital delay output
noise voltage
Symbol
I_CC
GV
THD
Vimax
Vomax
Vno
CS
GV-D
THD-D
Vomax-D
Vno-D
Data and Clock
(Ta = 25°C, unless otherwise noted)
Limits
Min Typ Max Unit
Test Conditions
—
30
50
mA No Signal
−3
0
3
dB Vi = 200mVrms, f = 1kHz Bypass, L/Rch
— 0.006 0.06
%
Vi = 200mVrms, f = 1kHz Bypass, L/Rch
1.0
1.4
—
Vrms THD = 1%, f = 1kHz Bypass, L/Rch
1.0
1.4
—
Vrms THD = 1%, f = 1kHz Bypass, L/Rch
—
4
10 µVrms Rg = 0, JIS-A Bypass, L/Rch
—
–80 –65
dB Vi = 200mVrms, f = 1kHz Bypass, L/Rch
−3
0
3
dB Vi = 200mVrms, f = 1kHz
34pin input, 23pin output Td = 40ms
—
0.6 1.8
%
Vi = 200mVrms, f = 1kHz
34pin unput, 23pin output Td = 40ms
0.7
1.0
—
Vrms THD = 10%, f = 1kHz
34pin input, 23pin output Td = 40ms
—
50 300 µVrms Rg = 0, JIS-A 23pin output Td = 40ms
H
DATA
L
D01
D11
Latch signal
DE1
DF1
D01
H
CLOCK
L
H
LATCH
L
The DATA is read by rising edge of CLOCK signal, and
DATA is loaded by rising edge of LATCH signal.
Data Control Specification
D0
Mode
D1
Input
mode
D2
Center
ON/OFF
D3
Rear
effect
D4
Surround
effect
D5 D6
Delay
time
D7
Delay
LPF
D8
Delay
ON/OFF
D9 DA
Delay
gain
Chip address
DB DC DD DE DF
Delay feed back 1 0
REJ03F0222-0201 Rev.2.01 Mar 31, 2008
Page 5 of 9