3826_01 Datasheet, PDF(30/80 Page) Renesas Technology Corp – SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

3826_01 Datasheet, PDF (30/80 Pages) Renesas Technology Corp – SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

◁

MITSUBISHI MICROCOMPUTERS

3826 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchro-

nous (UART) serial I/O. A dedicated timer (baud rate generator) is

also provided for baud rate generation.

(1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O mode can be selected by setting the

mode selection bit of the serial I/O1 control register to â1â.

For clock synchronous serial I/O1, the transmitter and the receiver

must use the same clock. If an internal clock is used, transfer is

started by a write signal to the TB/RB (address 001816).

P44/RXD

P46/SCLK1

XIN

P47/SRDY1

P45/TXD

Data bus

Address 001816

Receive buffer register

Serial I/O1 control register

Address 001A16

Receive buffer full flag (RBF)

Receive shift register

Shift clock

Receive interrupt request (RI)

Clock control circuit

BRG count source selection bit

1/4

Serial I/O1 synchronization

clock selection bit

Frequency division ratio 1/(n+1)

Baud rate generator

1/4

Address 001C16

F/F

Falling-edge detector

Clock control circuit

Shift clock

Transmit shift register shift completion flag (TSC)

Transmit interrupt source selection bit

Transmit shift register

Transmit interrupt request (TI)

Transmit buffer register (TB)

Address 001816

Data bus

Transmit buffer empty flag (TBE)

Serial I/O1 status register

Address 001916

Fig. 24 Block diagram of clock synchronous serial I/O1

Transfer shift clock

(1/2 to 1/2048 of the internal

clock, or an external clock)

Serial output TXD

Serial input RXD

Receive enable signal SRDY1

Write signal to receive/transmit

buffer register (address 001816)

TBE = 0

TBE = 1

TSC = 0

RBF = 1

TSC = 1

Overrun error (OE)

detection

Notes 1 : The transmit interrupt (TI) can be generated either when the transmit buffer register has emptied (TBE = 1) or after the transmit

shift operation has ended (TSC=1), by setting the transmit interrupt source selection bit (TIC) of the serial I/O1 control register.

2 : If data is written to the transmit buffer register when TSC=0, the transmit clock is generated continuously and serial data is

output continuously from the TXD pin.

3 : The receive interrupt (RI) is set when the receive buffer full flag (RBF) becomes â1â .

Fig. 25 Operation of clock synchronous serial I/O1 function

▷