HD74LV1GW57A_15 Datasheet, PDF (3/9 Pages) Renesas Technology Corp – Configurable Multiple–Function Gate

HD74LV1GW57A
Function Selection Table
Logic Function
2–input AND
2–input AND with both inputs inverted
2–input NAND with one input inverted
2–input OR with one input inverted
2–input NOR
2–input NOR with both inputs inverted
2–input EX–NOR
Logic Configurations
V_CC
A
B
A
1 (IN1) (IN2) 6
B
Y
A
A
B
Y
2 (GND) (V_CC) 5
3 (IN0)
(Y) 4
Y
B
A
B
Figure 1. 2–inputs AND Gate
V_CC
A
B
A
B
1 (IN1) (IN2) 6
B
Y
2 (GND) (V_CC) 5
Y
A
3 (IN0)
(Y) 4
Y
A
B
A
B
Figure 3. 2–inputs NAND Gate
with B input inverted
V_CC
A
1 (IN1) (IN2) 6
B
A
B
Y
2 (GND) (V_CC) 5
3 (IN0)
(Y) 4
Y
Figure 5. 2–inputs EX–NOR Gate
Figure No.
1
4
2, 3
2, 3
4
1
5
V_CC
A
1 (IN1) (IN2) 6
B
Y
2 (GND) (V_CC) 5
Y
3 (IN0)
(Y) 4
Y
Figure 2. 2–inputs NAND Gate
with A input inverted
V_CC
1 (IN1) (IN2) 6
B
Y
2 (GND) (V_CC) 5
Y
A
3 (IN0)
(Y) 4
Y
Figure 4. 2–inputs NOR Gate
R04DS0035EJ0300 Rev.3.00
Jan 10, 2014
Page 3 of 8