English
Language : 

HD74LV1GT00A Datasheet, PDF (3/7 Pages) Renesas Technology Corp – 2-input NAND Gate / CMOS Logic Level Shiftereg
HD74LV1GT00A
Pin Arrangement
IN B 1
IN A 2
GND 3
5 VCC
4 OUT Y
(Top view)
Absolute Maximum Ratings
Item
Symbol
Ratings
Unit
Test Conditions
Supply voltage range
Input voltage range *1
Output voltage range *1, 2
Input clamp current
Output clamp current
Continuous output current
Continuous current through
VCC or GND
Maximum power dissipation
at Ta = 25°C (in still air) *3
VCC
VI
VO
IIK
IOK
IO
ICC or IGND
PT
–0.5 to 7.0
–0.5 to 7.0
–0.5 to VCC + 0.5
–0.5 to 7.0
–20
±50
±25
±50
200
V
V
Output : H or L
V
VCC : OFF
mA
VI < 0
mA
VO < 0 or VO > VCC
mA
VO = 0 to VCC
mA
mW
Storage temperature
Tstg
–65 to 150
°C
Notes:
The absolute maximum ratings are values, which must not individually be exceeded, and furthermore no two
of which may be realized at the same time.
1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are
observed.
2. This value is limited to 5.5 V maximum.
3. The maximum package power dissipation was calculated using a junction temperature of 150°C.
Recommended Operating Conditions
Item
Symbol
Min
Max
Supply voltage range
VCC
3.0
5.5
Input voltage range
VI
0
5.5
Output voltage range
VO
0
VCC
Output current
—
6
IOL
—
12
—
–6
IOH
—
–12
0
100
Input transition rise or fall rate
∆t / ∆v
0
20
Operating free-air temperature
Ta
–40
85
Note: Unused or floating inputs must be held high or low.
Unit
V
V
V
mA
ns / V
°C
Conditions
VCC = 3.0 to 3.6 V
VCC = 4.5 to 5.5 V
VCC = 3.0 to 3.6 V
VCC = 4.5 to 5.5 V
VCC = 3.0 to 3.6 V
VCC = 4.5 to 5.5 V
REJ03D0115-0900 Rev.9.00, Mar 21, 2008
Page 3 of 6