R2A20169NPSASP_15 Datasheet, PDF (2/10 Pages) Renesas Technology Corp – 8-bit 12ch D/A Converter with Buffer Amplifiers

R2A20169NP/SA/SP
Pin Arrangement
R2A20169NP (Top view)
Datasheet
R2A20169SP/SA (Top view)
Ao4 1
Ao5 2
Ao6 3
Ao7 4
Ao8 5
15 DI
14 CLK
13 LD
12 Do
11 Ao12
VrefL 1
Ao3 2
Ao4 3
Ao5 4
Ao6 5
Ao7 6
Ao8 7
Ao9 8
Ao10 9
VrefU 10
20 GND
19 Ao2
18 Ao1
17 DI
16 CLK
15 LD
14 Do
13 Ao12
12 Ao11
11 Vcc
Outline: PWQN0020KB-A [NP]
Outline: PRSP0020DD-B[SP]
PTSP0020JB-A [SA]
Pin Description
Pin No.
[QFN]
[TSSOP
/SOP]
15
17
12
14
14
16
13
15
16
18
17
19
20
2
1
3
2
4
3
5
4
6
5
7
6
8
7
9
10
12
11
13
9
11
18
20
8
10
19
1
Pin
Name
Function
DI
Do
CLK
LD
Ao1
Ao2
Ao3
Ao4
Ao5
Ao6
Ao7
Ao8
Ao9
Ao10
Ao11
Ao12
Vcc
GND
VrefU
VrefL
Serial data input terminal.
(Input serial data with a 12-bit data length.)
Serial data output terminal
(Data is sequentially output from the MSB bit.)
Serial clock input terminal
(Input signal from DI terminal is input to 12-bit shift register at rise of serial clock.)
Load terminal
(When High level is input to LD terminal, value in 12-bit shift register is loaded
into decoder and 8-bit latch.)
8-bit resolution D/A converter output terminals
(After power-on, all channels are reset and DAC data 00h is output.)
Power supply terminal
GND terminal
D/A converter upper reference voltage input terminal
D/A converter lower reference voltage input terminal
R03DS0020EJ0300 Rev.3.00
Jul 25, 2013
Page 2 of 9