English
Language : 

R32C151_15 Datasheet, PDF (19/122 Pages) Renesas Technology Corp – RENESAS MCU
R32C/151 Group
3. Memory
3. Memory
Figure 3.1 shows the memory map of the R32C/151 Group.
The R32C/151 Group provides a 4-Gbyte address space from 00000000h to FFFFFFFFh.
The internal ROM is mapped from address FFFFFFFFh in the inferior direction. For example, the 1-Mbyte
internal ROM is mapped from FFF00000h to FFFFFFFFh.
The fixed interrupt vector table contains the start address of interrupt handlers and is mapped from
FFFFFFDCh to FFFFFFFFh.
The internal RAM is mapped from address 00000400h in the superior direction. For example, the 48-Kbyte
internal RAM is mapped from 00000400h to 0000C3FFh. Besides being used for data storage, the internal
RAM functions as a stack(s) for subroutine calls and/or interrupt handlers.
Special function registers (SFRs), which are control registers for peripheral functions, are mapped from
00000000h to 000003FFh, and from 00040000h to 0004FFFFh. Unoccupied SFR locations are reserved,
and no access is allowed.
00000000h
00000400h
0000C400h
SFR1
Internal RAM
Reserved
00040000h
00050000h
00060000h
00062000h
SFR2
Reserved
Internal ROM
(Data space) (1)
Internal ROM
Capacity YYYYYYYYh
768 Kbytes FFF40000h
1 Mbyte FFF00000h
Reserved
YYYYYYYYh
FFFFFFFFh
Internal ROM
FFFFFFDCh
FFFFFFFFh
Undefined instruction
Overflow
BRK instruction
Reserved
Reserved
Watchdog timer (2)
Reserved
NMI
Reset
Notes:
1. The flash memory version provides two additional 4-Kbyte spaces (blocks A and B) for storing data.
2. The watchdog timer interrupt shares a vector with the oscillator stop detection interrupt and low voltage
detection interrupt.
Figure 3.1 Memory Map
R01DS0072EJ0120 Rev.1.20
Aug 07, 2013
Page 19 of 116