RMQS2A3636DGBA_15 Datasheet, PDF (14/30 Pages) Renesas Technology Corp – 36-Mbit QDR™ II SRAM 2-word Burst

RMQS2A3636DGBA, RMQS2A3618DGBA
Electrical Characteristics
Datasheet
Absolute Maximum Ratings
Parameter
Symbol
Rating
Unit
Notes
Input voltage on any ball
Input/output voltage
Core supply voltage
Output supply voltage
Junction temperature
Storage temperature
Notes:
VIN
VI/O
VDD
VDDQ
Tj
TSTG
−0.5 to VDD + 0.5
(2.5 V max.)
−0.5 to VDDQ + 0.5
(2.5 V max.)
−0.5 to 2.5
−0.5 to VDD
+125 (max)
−55 to +125
V
1,4
V
1,4
V
1,4
V
1,4
°C
5
°C
1. All voltage is referenced to V_SS.
2. Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation
should be restricted the Operation Conditions. Exposure to higher than recommended voltages for extended
periods of time could affect device reliability.
3. These CMOS memory circuits have been designed to meet the DC and AC specifications shown in the tables
after thermal equilibrium has been established.
4. The following supply voltage application sequence is recommended: V_SS, V_DD, V_DDQ, V_REF then V_IN.
Remember, according to the Absolute Maximum Ratings table, V_DDQ is not to exceed 2.5 V, whatever the
instantaneous value of V_DDQ.
5. Some method of cooling or airflow should be considered in the system.
Recommended DC Operating Conditions
Parameter
Symbol
Min
Typ
Max
Unit Notes
Power supply voltage -- core
VDD
1.7
1.8
1.9
V
1
Power supply voltage -- I/O
Input reference voltage -- I/O
VDDQ
VREF
1.4
0.68
1.5
0.75
VDD
0.95
V
1,2
V
3
Input high voltage
VIH (DC)
VREF + 0.1
-
VDDQ + 0.3
V
1,4,5
Input low voltage
VIL (DC)
-0.3
-
VREF - 0.1
V
1,4,5
Notes:
1. At power-up, VDD and VDDQ are assumed to be a linear ramp from 0V to VDD(min.) or VDDQ(min.) within 200ms. During this
time, VDDQ < VDD and VIH < VDDQ. During normal operation, VDDQ must not exceed VDD.
2. Please pay attention to Tj not to exceed the temperature shown in the absolute maximum ratings table due to current from VDDQ.
3. Peak to peak AC component superimposed on VREF may not exceed 5% of VREF.
4. These are DC test criteria. The AC VIH / VIL levels are defined separately to measure timing parameters.
5. Overshoot: VIH (AC) ≤ VDDQ + 0.5 V for t ≤ tKHKH/2
Undershoot: VIL (AC) ≥ −0.5 V for t ≤ tKHKH/2
During normal operation, VIH(DC) must not exceed VDDQ and VIL(DC) must not be lower than V_SS.
R10DS0235EJ0100 Rev.1.00
Jan.13, 2015
Page 14 of 29