HM64YLB36514 Datasheet, PDF (1/22 Pages) Renesas Technology Corp – 16M Synchronous Late Write Fast Static RAM (512-kword × 36-bit, Register-Latch Mode)

HM64YLB36514 Series
16M Synchronous Late Write Fast Static RAM
(512-kword × 36-bit, Register-Latch Mode)
REJ03C0039-0001Z
Preliminary
Rev.0.10
May.15.2003
Description
The HM64YLB36514 is a synchronous fast static RAM organized as 512-kword × 36-bit. It has realized
high speed access time by employing the most advanced CMOS process and high speed circuit designing
technology. It is most appropriate for the application which requires high speed, high density memory and
wide bit width configuration, such as cache and buffer memory in system. It is packaged in standard 119-
bump BGA.
Note: All power supply and ground pins must be connected for proper operation of the device.
Features
• 2.5 V ± 5% operation and 1.5 V (V_DDQ)
• 16M bit density
• Internal self-timed late write
• Byte write control (4 byte write selects, one for each 9-bit)
• Optional ×18 configuration
• HSTL compatible I/O
• Programmable impedance output drivers
• Differential pseudo-HSTL clock inputs
• Asynchronous G output control
• Asynchronous sleep mode
• FC-BGA 119pin package with SRAM JEDEC standard pinout
• Limited set of boundary scan JTAG IEEE 1149.1 compatible
• Protocol: Single differential clock register-latch mode
Preliminary: The specifications of this device are subject to change without notice. Please contact your
nearest Renesas Technology's Sales Dept. regarding specifications.
Rev.0.10, May.15.2003, page 1 of 22