HD74LV2GT86A Datasheet, PDF (1/8 Pages) Renesas Technology Corp – 2-input Exclusive-OR Gate / CMOS Logic Level Shifter

HD74LV2GT86A
2-input Exclusive-OR Gate / CMOS Logic Level Shifter
REJ03D0147–0200Z
(Previous ADE-205-669A (Z))
Rev.2.00
Oct.20.2003
Description
The HD74LV2GT86A performs the Boolean functions Y = A ⊕ B or Y = AB + AB in positive logic. A
common application is as a true / complement element. If one of the inputs is low, the other input will be
reproduced in true form at the output. If one of the inputs is high, the signal on the other input will be
reproduced inverted form at the output. The input protection circuitry on this device allows over voltage
tolerance on the input, allowing the device to be used as a logic–level translator from 3.0 V CMOS Logic to
5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high-voltage
power supply. Low voltage and high-speed operation is suitable for the battery powered products (e.g.,
notebook computers), and the low power consumption extends the battery life.
Features
• The basic gate function is lined up as Renesas uni logic series.
• Supplied on emboss taping for high-speed automatic mounting.
• TTL compatible input level.
Supply voltage range : 3.0 to 5.5 V
Operating temperature range : –40 to +85°C
• Logic-level translate function
3.0 V CMOS logic → 5.0 V CMOS logic (@V_CC = 5.0 V)
1.8 V or 2.5 V CMOS logic → 3.3 V CMOS logic (@V_CC = 3.3 V)
• All inputs V_IH (Max.) = 5.5 V (@V_CC = 0 V to 5.5 V)
All outputs V_O (Max.) = 5.5 V (@V_CC = 0 V)
• Output current ±6 mA (@V_CC = 3.0 V to 3.6 V), ±12 mA (@V_CC = 4.5 V to 5.5 V)
• All the logical input has hysteresis voltage for the slow transition.
• Ordering Information
Part Name
Package Type
HD74LV2GT86AUSE SSOP-8 pin
Package Code
TTP-8DBV
Package
Abbreviation
US
Taping Abbreviation
(Quantity)
E (3,000 pcs/reel)
Rev.2.00, Oct.20.2003, page 1 of 7