HD74ALVCH16269 Datasheet, PDF (1/13 Pages) Hitachi Semiconductor – 12-bit to 24-bit Registered Bus Transceivers with 3-state Outputs

HD74ALVCH16269
12-bit to 24-bit Registered Bus Transceivers with 3-state
Outputs
REJ03D0046-0200Z
(Previous ADE-205-136(Z))
Rev.2.00
Oct.02.2003
Description
The HD74ALVCH16269 is used in applications where two separate ports must be multiplexed onto, or
demultiplexed from, a single port. The device is particularly suitable as an interface between synchronous
DRAMs and high speed microprocessors. Data is stored in the internal B port registers on the low to high
transition of the clock (CLK) input when the appropriate clock enable (CLKENA) inputs are low. Proper
control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port.
For data transfer in the B to A direction, a single storage register is provided. The select (SEL) line selects
1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus
extending the period that the data is valid on the bus. The control terminals are registered so that all
transactions are synchronous with CLK. Data flow is controlled by the active low output enables (OEA,
OEB1, OEB2). Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic
level.
Features
• V_CC = 2.3 V to 3.6 V
• Typical V_OL ground bounce < 0.8 V (@V_CC = 3.3 V, Ta = 25°C)
• Typical V_OH undershoot > 2.0 V (@V_CC = 3.3 V, Ta = 25°C)
• High output current ±24 mA (@V_CC = 3.0 V)
• Bus hold on data inputs eliminates the need for external pullup / pulldown resistors
Rev.2.00, Oct.02.2003, page 1 of 12