English
Language : 

AND-TFT-5VX Datasheet, PDF (5/9 Pages) Purdy Electronics Corporation – LCD Color Monitor
Displays
AND-TFT-5VX
CN 2
Pin #.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
Symbol
VSS2
V1
V2
V3
V4
V5
V6
V7
VSS2
V8
V9
V10
V11
V12
V13
V14
VSS2
VDD2
VCOM
XON
OE
U/D
CKV
STVU
STVD
VGG
GND
VCC
GND
VEE
I/O
Function
|
Ground
I
Gamma Voltage 1
I
Gamma Voltage 2
I
Gamma Voltage 3
I
Gamma Voltage 4
I
Gamma Voltage 5
I
Gamma Voltage 6
I
Gamma Voltage 7
I
Ground
I
Gamma Voltage 8
I
Gamma Voltage 9
I
Gamma Voltage 10
I
Gamma Voltage 11
I
Gamma Voltage 12
I
Gamma Voltage 13
I
Gamma Voltage 14
I
Ground
I
Voltage for analog circuit
I
Common Voltage
I
NC
I
Output Enable
I
Up/Down Selection
I
Vertical Shift Cllock
I/O Vertical Shift Pulse Signal Input or Output
I/O Vertical Shift Pulse Signal Input or Output
I
Gate On Voltage
I
Ground
I
Voltage for logic circuit
I
Ground
I
Gate Off Voltage
Remark
Note 10
Note 10
Note 10
Note 10
Note 10
Note 10
Note 10
Note 10
Note 10
Note 10
Note 10
Note 10
Note 10
Note 10
Note 10
Note 5
Note 3
Note 4
Note 3
Note 3
Note 2
Note 1
Note 1: Gate off voltage, VEE=-5.5V.
Note 2 : Gate on voltage, VGG=15.4V.
Note 3 : Select up or down shift (see Table 1)
Note 4 : Gate driver shift clock
Note 5 : When OE is connected to high “1”, the driver outposts
are disabled (Gate output=VEE). Under this condition,
the operation of registers will not be affected.
Note 6 : Select left or right shift (see Table 2)
Note 7 : Latch the polarity of outputs and switch the new data
to outputs. At the rising edge (LD), latch the “POL”
signal to control the polarity of the outputs.
Note 8 : Control whether the Data RO~G5 are inverted or not.
(PVI suggests connecting to GND) When “REV=1”
these data will be inverted. EX: “00” to “3F”, “07” to
“38”, “15” to “2A”
Note 9 : Polarity selector for dot-inversion control. Available
at the rising edge of LD. When POL=1: Even outputs
range from V1~V7, and Odd outputs range from
V8~V14, and Odd outputs range from V1~V7.
Table 1
U/D
1
0
Table 2
R/L
1
0
Note 10: VDD2 = 7.7V (Typical Application Circuit (when V1=7.7V)
STVU
Hi-Z
Input
D|O2
Input
Hi-Z
STVD
Input
Hi-Z
Shift
Down to Up
Up to Down
D|O2
Shift
Hi-Z
Left to Right
Input
Right to Left
Purdy Electronics Corporation • 720 Palomar Avenue • Sunnyvale, CA 94085
04/22/08
Tel: 408.523.8200 • Fax: 408.733.1287 • sales@purdyelectronics.com • www.purdyelectronics.com
5