PS11015 Datasheet, PDF (1/6 Pages) Powerex Power Semiconductors – FLAT-BASE TYPE INSULATED TYPE

MITMSUITBSIUSBHISSHEIMSIECMOINCDOUNCDTUOCRTO<RAp<pAlipcpalticoantiSopneScpifeicciIfnicteIlnlitgeellnigtePnotwPeorwMeor dMuoled>ule>
PS11PS01115015
FLAFTL-BATA-SBEASTEYPTEYPE
INSIUNLSAUTLEADTETDYPTEYPE
PS11015
INTEGRATED FUNCTIONS AND FEATURES
• Converter bridge for 3 phase AC-to-DC power conversion.
• Circuit for dynamic braking of motor regenerative energy.
• 3-phase IGBT inverter bridge configured by the latest 3rd.
generation IGBT and diode technology.
• Inverter output current capability IO (Note 1):
Type Name
100% load
150% over load
PS11015
7.0A (rms)
10.5A (rms), 1min
(Note 1) : The inverter output current is assumed to be sinu-
soidal and the peak current value of each of the
above loading cases is defined as : IOP = IO × √2
INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS:
• For inverter side upper-leg IGBTs : Drive circuit, High voltage isolated high-speed level shifting, Short circuit protection (SC).
Bootstrap circuit supply scheme (single drive power supply) and Under voltage protection (UV).
• For inverter side lower-leg IGBTs : Drive circuit, Short circuit protection (SC).
Control supply circuit under- & over- voltage protection (OV/UV).
System over temperature protection (OT). Fault output signaling circuit (FO) and Current limit warn-
ing signal output (CL).
• For Brake circuit IGBT : Drive circuit
• Warning and Fault signaling :
FO1 : Short circuit protection for lower-leg IGBTs and Input interlocking against spurious arm shoot-through.
FO2 : N-side control supply abnormality locking (OV/UV).
FO3 : System over-temperature protection (OT).
CL : Warning for inverter current overload condition
• For system feedback control : Analogue signal feedback reproducing actual inverter output phase currents (3φ).
• Input Interface : 5V CMOS/TTL compatible, Schmitt trigger input, and Arm-Shoot-Through interlock protection.
APPLICATION
Acoustic noise-less 1.5kW/AC200V class 3 phase inverter and other motor control applica-
tions
PACKAGE OUTLINES
0.5
4-R2
1 2 3 4 5 6 7 8 91011121314151617181920212223
24
2424
2 ± 0.3
2-φ4
2-R4
5.08 ± 0.3 ! 9 = 45.72 ± 0.8
31 32 33 34 35 36 37 38 39 40
1.2
(Fig. 1)
LABEL
54 ± 0.5
62 ± 1
V6
Terminals Assignment:
1 CBU+
2 CBU–
3 CBV+
4 CBV–
5 CBW+
6 CBW–
7 GND
8 NC
9 VDH
10 CL
11 FO1
12 FO2
13 FO3
14 CU
15 CV
16 CW
17 UP
18 VP
19 WP
20 UN
21 VN
22 WN
23 Br
31 R
32 S
33 T
34 P1
35 P2
36 N
37 B
38 U
39 V
40 W
V Control Pin top
portion details
0.3
0.5 ± 0.03
V Main terminal top
portion details
0.8
±
0.5
0
0.35MAX
12
±
0.5
0
0.6
Jan. 2000