PO74G16245B_14 Datasheet, PDF (1/6 Pages) Potato Semiconductor Corporation – 1.2v-3.6v, 16-bit Bidirectional Transceiver with 3 state outputs

www.potatosemi.com
PO74G16245B
1.2v-3.6v, 16-bit Bidirectional Transceiver with 3 state outputs
74 Series Noise Cancellation GHz Logic
FEATURES:
DESCRIPTION:
. Patented technology
. Operating frequency up to 1GHz with 2pf load
. Operating frequency up to 730MHz with 5pf load
. Operating frequency up to 320MHz with 15pf load
. Operating frequency up to 75MHz with 50pf load
. VCC Operates from 1.2V to 3.6V
. Propagation delay < 1.65ns max with 15pf load
. Low input capacitance: 5pf typical
. Available in 48pin TSSOP package
Potato Semiconductor’s PO74G16245B is designed for
world top performance using submicron CMOS
technology to achieve 1GHz TTL /CMOS output
frequency with less than 1.65ns propagation delay.
This Octal bus buffer gate is designed for 1.2-V to
3.6-V VCC operation.
The PO74G16245B features independent 16-bit
Bidirectional Transceiver with 3 state outputs. Each
output is disabled when the associated output-
enable(OE) input is high.
Pin Configuration
1DIR 1
1B0 2
1B1 3
GND 4
1B2 5
1B3 6
VCC 7
1B4 8
1B5 9
GND 10
1B6 11
1B7 12
2B0 13
2B1 14
GND 15
2B2 16
2B3 17
VCC 18
2B4 19
2B5 20
GND 21
2B6 22
2B7 23
2DIR 24
48 1OE
47 1A0
46 1A1
45 GND
44 1A2
43 1A3
42 VCC
41 1A4
40 1A5
39 GND
38 1A6
37 1A7
36 2A0
35 2A1
34 GND
33 2B2
32 2A3
31 VCC
30 2A4
29 2A5
28 GND
27 2A6
26 2A7
25 2OE
Logic Block Diagram
1DIR
2DIR
1OE
2OE
1A0
2A0
1B0
2B0
1A1
2A1
1B1
2B1
1A2
2A2
1B2
2B2
1A3
2A3
1B3
2B3
1A4
2A4
1B4
2B4
1A5
2A5
1B5
2B5
1A6
2A6
1B6
2B6
1A7
2A7
1B7
2B7
Pin Description
Pin Name
xOE
xDIR
XAX
XBX
GND
V_CC
Description
3-State Output Enable Inputs (Active LOW)
Direction Control Input
Side A Inputs or 3-State Inputs
Side B Outputs or 3-State Outputs
Ground
Power
Truth Table
Inputs
xOE
xDIR
L
L
L
H
H
X
Outputs
Bus B Data to Bus A
Bus A Data to Bus B
Z
Potato Semiconductor Corporation
1
01/01/10