English
Language : 

PO49HSTL3802 Datasheet, PDF (1/6 Pages) Potato Semiconductor Corporation – 3.3V 1:5 Differential to TTL Translator Driver
PO49HSTL3802
3.3V 1:5 Differential to TTL Translator Driver
900MHz TTL/CMOS Potato Chip
11/22/05
FEATURES:
DESCRIPTION:
. Patented technology
. Max input frequency > 1GHz
. Operating frequency up to 900MHz with 2pf load
. Operating frequency up to 700MHz with 5pf load
. Operating frequency up to 350MHz with 15pf load
. Operating frequency up to 140MHz with 50pf load
. Very low output pin to pin skew < 100ps
. Very low pulse skew < 100ps
. VCC = 1.65V to 3.6V
. Propagation delay < 2.5ns max with 15pf load
. Low input capacitance: 3pf typical
. 1:5 fanout
. Available in 16pin 150mil wide QSOP package
. Available in 16pin 173mil wide TSSOP package
Potato Semiconductor’s PO49HSTL3802G is
designed for world top performance using
submicron CMOS technology to achieve
900MHz TTL output frequency with less than
100ps output pulse skew.
PO49HSTL3802G is a 3.3V 1 high speed
comparator inputs to 5 TTL output buffered
driver to achieve higher than 900MHz output
frequency. Typical applications are HSTL, PECL,
LVDS to TTL translator, crystal or ring
oscillator, clock and signal distribution.
Pin Configuration
Logic Block Diagram
Pin Description
Pin Name
IN+, IN-
O1 to O5
Description
Inputs
Outputs
1
Copyright © 2005, Potato Semiconductor Corporation