RM5231A-1 Datasheet, PDF (1/2 Pages) PMC-Sierra, Inc – 64-Bit MIPS RISC Microprocessor with 32/64-Bit System Bus

RM5231A/5261A
64-Bit MIPS RISC Microprocessor with 32/64-Bit System Bus
FEATURES
• Dual-Issue 64-bit Superscalar
architecture
• High-performance 64-bit integer unit
• High-throughput fully pipelined 64-
bit floating point unit (IEEE754)
• High performance SysAD interface
• 32-bit or 64-bit multiplexed system
address/data bus for optimum
price/performance
• Available with 32-bit or 64-bit
external bus interface
• Supports fractional clock ratios
• IEEE 1149.1 JTAG boundary scan
• Integrated primary caches
• 32KB instruction - 2-way set
associative
• 32KB data - 2-way set associative
• Virtually indexed, physically tagged
• Write-back and write-through on
per-page basis
• Pipeline restart on first double word
for data cache misses
• 64-bit MIPS instruction set architecture
• Floating point multiply-add
instruction increases performance in
signal processing and graphics
applications
• Conditional moves to reduce branch
frequency
• Index address modes (register +
register)
• Integrated memory management
• Fully associative joint TLB (shared
by I and D transistors)
• 48 dual entries map 96 pages
• Variable page size (4KB to 16MB)
• Embedded application enhancements
• Specialized DSP integer Multiply-
Accumulate instructions
(MAD/MADU) and 3 operand
Multiply instruction (MUL)
• Instruction and Data cache locking
by set
• Optional dedicated exception vector
for interrupts
Device
CPU
Frequency
(MHz)
RM5231A 250, 300, 350
RM5261A 250, 300, 350
I/D
Cache
32K/32K
32K/32K
External
Cache
Support
No
No
External Bus
Width
32-bit
64-bit
External Bus
Frequency
(MHz)
100
125
VccInt
(V)
1.65/1.8
1.65/1.8
VccIO
(V)
2.5/3.3
2.5/3.3
Package
128 QFP
208 QFP
BLOCK DIAGRAM
64-bit Integer unit
Dual-Issue
Superscalar
Integer Multiplier / Accum.
System Control
PC Unit
64-bit FP Unit
Double / Single
IEEE 754
Instr. Dispatch
I-Cache 32KB,
2-way, lockable
MMU 96 Pages,
(4KB – 16 MB)
D-Cache 32KB, 2-
way, lockable
Bus Interface Unit
32-bit (5231A)
64-bit (5261A)
SysA / D Bus
Int Ctlr
NMI, INT5 – INT0
PMC- 2010740 (R1)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
© Copyright PMC-Sierra, Inc. 2000