English
Language : 

PLL502-35 Datasheet, PDF (1/9 Pages) PhaseLink Corporation – 750kHz - 800MHz Low Phase Noise Multiplier VCXO
PLL502-35/-37/-38/-39
750kHz – 800MHz Low Phase Noise Multiplier VCXO
Universal Low Phase Noise IC’s
FEATURES
• Selectable 750kHz to 800MHz range.
• Low phase noise output (@ 10kHz frequency
offset, -142dBc/Hz for 19.44MHz, -125dBc/Hz for
155.52MHz, -115dBc/Hz for 622.08MHz).
• CMOS (PLL502-37), PECL (PLL502-35 and
PLL502-38) or LVDS (PLL502-39) output.
• 12 to 25MHz crystal input.
• No external load capacitor or varicap required.
• Output Enable selector.
• Wide pull range (+/-200 ppm)
• Selectable 1/16 to 32x frequency multiplier.
• 3.3V operation.
• Available in 16-Pin (TSSOP or 3x3mm QFN).
PIN CONFIGURATION
(Top View)
VDD 1
XIN 2
XOUT 3
SEL3^ 4
SEL2^ 5
OE 6
VCON 7
GND 8
16 SEL0^
15 SEL1^
14 GND
13 CLKC
12 VDD
11 CLKT
10 GND
9 GND
DESCRIPTION
The PLL502-35 (PECL with inverted OE), PLL502-37
(CMOS), PLL502-38 (PECL), and PLL502-39 (LVDS)
are high performance and low phase noise VCXO IC
chips. They provide phase noise performance as low
as –125dBc at 10kHz offset (at 155MHz), by multi-
plying the input crystal frequency up to 32x. The
wide pull range (+/- 200 ppm) and very low jitter
make them ideal for a wide range of applications,
including SONET/SDH and FEC. They accept fun-
damental parallel resonant mode crystals from 12 to
25MHz.
BLOCK DIAGRAM
SEL
Vin Oscillator
Amplifier
w/
X+ integrated
varicaps
X-
PLL
(Phase
Locked
Loop)
PLL by-pass
OE
Q
Q
PLL502-3x
XOUT
SEL3^
SEL2^
OE
12
13
11 10
9
8
14 P502-3x 7
15
6
16
5
123 4
GND
CLKC
VDD
CLKT
^: Internal pull-up
*: On 3x3 package, PLL502-35/-38 do not have SEL0 available: Pin
10 is VDD, pin 11 is GND. However, PLL502-37/-39 have SEL0
(pin 10), and pin11 is VDD. See pin assignment table for details.
OUTPUT ENABLE LOGICAL LEVELS
Part #
PLL502-38
PLL502-35
PLL502-37
PLL502-39
OE
0 (Default)
1
0
1 (Default)
State
Output enabled
Tri-state
Tri-state
Output enabled
OE input: Logical states defined by PECL levels for PLL502-38
Logical states defined by CMOS levels for PLL502-37/-39
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 01/19/06 Page 1