PLL501-05 Datasheet, PDF (1/6 Pages) PhaseLink Corporation – VCXO Clock Generator IC

FEATURES
• Integrated voltage-controlled crystal oscillator
circuitry (VCXO) (pull range 200ppm minimum).
• Ideal for ADSL (35.328MHz and 70.656MHz).
• VCXO tuning range: 0 - 3.3V.
• Integrated phase-locked loop (PLL) provides
pullable output at 35.328MHz (for PLL501-05)
and 70.656MHz (for PLL501-07) with a
13.248MHz low cost parallel resonant crystal.
• Accepts fundamental-mode parallel resonant
crystals from 8 to 15 MHz.
• 3.3V supply voltage.
• Small circuit board footprint (8-pin 0.150’’ SOIC).
• 12mA output drives capability at TTL level.
DESCRIPTIONS
The PLL501-05 and PLL501-07 are monolithic low
jitter, high performance CMOS VCXO chips. They
allow the control of the output frequency with an
input voltage (VIN), using a low cost crystal.
The PLL501-05 and PLL501-07 are ideal for ADSL
applications. With a low cost 13.248MHz crystal, the
PLL501-05 provides a pullable 35.328MHz output
clock, while the PLL501-07 provides a 70.656MHz
output clock.
PLL501-05/-07
VCXO Clock Generator IC
PIN CONFIGURATION
XIN 1
VDD 2
VIN 3
GND 4
8 XOUT
7 GND
6 VDD
5 CLK
Table 1: Crystal / Output Frequencies
DEVICE
PLL501-05
PLL501-07
FXIN (MHz)
13.248
(8 to 15)
13.248
(8 to 15)
CLK (MHz)
35.328
(2.667 x FXIN)
70.656
(5.333 x FXIN)
Note: Contact PhaseLink for custom PLL Frequencies
BLOCK DIAGRAM
XIN
XOUT
VIN
VCXO
PLL
Output
Buffer
CLK
47745 Fremont Blvd., Fremont, California 94538 TEL [phone] FAX [phone]
Rev 05/10/01 Page 1