PLL500-17 Datasheet, PDF (1/6 Pages) List of Unclassifed Manufacturers – Low Phase Noise VCXO (17MHz to 36MHz)

PLL500-17
Low Phase Noise VCXO (17MHz to 36MHz)
FEATURES
• VCXO output for the 17MHz to 36MHz range
• Low phase noise (-130 dBc @ 10kHz offset at
35.328MHz).
• CMOS output with OE tri-state control.
• 17 to 36MHz fundamental crystal input.
• Integrated high linearity variable capacitors.
• 12mA drive capability at TTL output.
• +/- 150 ppm pull range, max 5% (typ.) linearity.
• Low jitter (RMS): 2.5ps period jitter.
• 2.5 to 3.3V operation.
• Available in 8-Pin SOIC, 6-pin SOT23 GREEN/
RoHS compliant packages, or DIE.
DESCRIPTION
The PLL500-17 is a low cost, high performance and
low phase noise VCXO for the 17 to 36MHz range,
providing less than -130dBc at 10kHz offset at
35.328MHz. The very low jitter (2.5 ps RMS period
jitter) makes this chip ideal for applications requiring
voltage controlled frequency sources. Input crystal
can range from 17 to 36MHz (fundamental resonant
mode).
PIN CONFIGURATION
XIN 1
VDD* 2
VCON 3
GND 4
8 XOUT
7 OE^
6 VDD*
5 CLK
SOIC-8
XOUT 1
GND 2
CLK 3
6 XIN
5 VDD
4 VCON
SOT23-6
^: Denotes internal Pull-up
*: Only one VDD pin needs to be connected
BLOCK DIAGRAM
XIN
XOUT
XTAL
OSC
CLK
VARICAP
OE
VCON
47745 Fremont Blvd., Fremont, California 94538 Tel [phone] Fax [phone] www.phaselink.com Rev 09/08/06 Page 1