VES9600 Datasheet, PDF (5/11 Pages) NXP Semiconductors – SINGLE CHIP DVB-T CHANNEL RECEIVER

IT
76
O
(5V)
Interrupt line. This output interrupt line can be configured by the I2C
interface. See registers Itsel and Itstat. IT is an open drain output and
therefore requires an external pull up resistor.
DO[7:0]
OCLK
DEN
PSYNC
UNCOR
FSTART
DVIT
HVIT
118-119-120-
121-124-125-
126-127
113
115
112
114
109
108
107
O
(3.3)
O
(3.3)
O
(3.3)
O
(3.3)
O
(3.3)
O
(3.3)
O
(3.3)
O
(3.3)
FEC OUTPUTS
output data carrying the current sample of the current MPEG2 packet
(188 bytes), delivered on the rising edge of OCLK by default. When
the serial mode is selected, the output data is delivered by DO[0].
Output CLock. OCLK is the output clock for the parallel DO[7:0]
outputs. OCLK is internally generated depending on which interface is
selected.
output data validation signal active high during the valid and regular
data bytes (may be inverted, see serial bus description).
Pulse SYNChro. This output signal goes high on a rising edge of
OCLK when a synchro byte is provided, then goes low until the next
synchro byte (may be inverted).
RS error flag, active high on one RS packet if the RS decoder fails in
correcting the errors (may be inverted).
Frame start active high for one OCLK output clock cycle at the
beginning of a new superframe made of 272 OFDM symbols for the 2k
mode and made of 68 OFDM symbols for the 8k mode (may be
inverted as C3_psync).
viterbi output data stream, delivered on the rising hedge of HVIT. You
can also find the viterbi output on DO[0] after by-passing the RS and
the descrambling.
viterbi output data stream clock, according to DVIT.
VIM
VIP
CMCAP
RBIAS
CMI
CMO
VREF
VREFP
ON-CHIP ADC SIGNALS
48
Negative input to the A/D converter. This pin is DC biased to half
I
supply through an internal resistor divider (2x10K resistors). In order
to remain in the range of the ADC, the voltage difference between pins
VIP and VIM should be between -0.5 and 0.5 volts.
49
Positive input to the A/D converter. This pin is DC biased to half supply
I
through an internal resistor divider (2x10K resistors). In order to
remain in the range of the ADC, the voltage difference between pins
VIP and VIM should be between –0.5 and 0.5 volts.
42
This pin is connected to a tap point on an internal resistor divider used
I
to create CMO and CMI. An external capacitor of value 0.1µf should
be connected between this point and ground to provide good power
supply rejection from the positive supply at higher frequencies.
39
An external resistor of value 3.3k should be connected between this
I pin and ground to provide good accurate bias currents for the analog
circuits on the ADC.
40
This pin provides the common-mode in voltage for the analog circuits
O on the ADC. It is the buffered version of a voltage derived from an on-
chip resistor devider, and has a nominal value of 0.75 x VD3.
41
This pin provides the common-mode out voltage for the analog circuits
O on the ADC. It is the buffered version of a voltage derived from an on-
chip resistor devider, and has a nominal value of 0.5 x VD3.
45
This is the output of an on-chip resistor divider. An external capacitor
of value 0.1µf should be connected between this point and ground to
O provide good power supply rejection from the positive supply at higher
frequencies. Reference voltages VREFP and VREFM are derived from
the voltage on VREF.
44
O This is a positive voltage reference for the A/D converter. It is derived
VLSI/comatlas reserves the right to make any change at anytime without notice. VES 9600 rev 1.2 / Oct 99 / p5