TDA8786 Datasheet, PDF(4/28 Page) NXP Semiconductors – 10-bit analog-to-digital interface for CCD cameras

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

TDA8786 Datasheet, PDF (4/28 Pages) NXP Semiconductors – 10-bit analog-to-digital interface for CCD cameras

◁

Philips Semiconductors

10-bit analog-to-digital interface for

CCD cameras

Product speciï¬cation

TDA8786; TDA8786A

PINNING

SYMBOL

CLPOPB

PBK

OFDOUT

AMPOUT

AGND1

VCCA1

AGCOUT

PBIN

PBOUT

ADCIN

CLPADC

Vref

DACOUT

AGND2

VCCA2

VRB

VRT

DEC1

STGE

SDATA

SCLK

SEN

STDBY

VCCD1

DGND1

OGND

DESCRIPTION

1 optical black clamp control pulse input (active HIGH for TDA8786, active LOW for TDA8786A)

2 pre-blanking control pulse input; if PBK is HIGH (LOW) the signal is replaced by the optical

black level for TDA8786 (TDA8786A)

3 analog output of the additional 8-bit control DAC (controlled via the serial interface)

4 CDS ampliï¬er output (ï¬xed gain = +6 dB)

5 analog ground 1

6 analog supply voltage 1

7 AGC and soft clipper ampliï¬er signal output

8 optical black clamp and pre-blanking block signal input (from AGCOUT via a capacitor)

9 optical black clamp and pre-blanking block signal output

10 ADC analog signal input (from PBOUT or AGCOUT via a capacitor)

11 clamp control input for ADC analog input signal clamp (active HIGH for TDA8786 and active

LOW for TDA8786A)

12 ADC input clamp reference voltage (normally connected to pin VRB or DACOUT)

13 DAC output for ADC clamp level

14 analog ground 2

15 analog supply voltage 2

16 ADC reference voltage (BOTTOM) code 0

17 ADC reference voltage (TOP) code 1023

18 decoupling 1 (decoupled to ground via a capacitor)

19 CDS offset storage

20 serial data input for the 4 control DACs (9-bit DAC for AGC gain, 4-bit DAC for soft clipper;

additional 8-bit DAC for OFD output voltage; 10-bit DAC for ADC clamp level and the stand-by

mode per block; see Table 1)

21 serial clock input for the control DACs and their serial interface; see Table 1

22 enable input for the serial interface shift register (active when SEN = logic 0); see Table 1

23 stand-by control pin (active HIGH); all the output bits are logic 0 when stand-by is enabled

24 digital supply voltage 1

25 digital ground 1

26 ADC digital output 0 (LSB)

27 ADC digital output 1

28 ADC digital output 2

29 ADC digital output 3

30 ADC digital output 4

31 ADC digital output 5

32 ADC digital output 6

33 ADC digital output 7

34 ADC digital output 8

35 ADC digital output 9 (MSB)

36 digital output ground

1997 Nov 17

▷