English
Language : 

74AXP2G14_15 Datasheet, PDF (4/16 Pages) NXP Semiconductors – Low-power dual Schmitt trigger inverter
NXP Semiconductors
74AXP2G14
Low-power dual Schmitt trigger inverter
Table 5. Limiting values …continued
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
Conditions
Min
Max
Unit
IOK
output clamping current VO < 0 V
VO
output voltage
IO
output current
VO = 0 V to VCC
50
-
mA
[1] 0.5
+3.3
V
-
20
mA
ICC
supply current
-
50
mA
IGND
Tstg
Ptot
ground current
storage temperature
total power dissipation
Tamb = 40 C to +85 C
50
-
mA
65
+150
C
-
250
mW
[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.
9. Recommended operating conditions
Table 6. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
Conditions
VCC
VI
VO
Tamb
supply voltage
input voltage
output voltage
ambient temperature
Active mode
Power-down mode; VCC = 0 V
10. Static characteristics
Min
Max
Unit
0.7
2.75
V
0
2.75
V
0
VCC
V
0
2.75
V
40
+85
C
Table 7. Static characteristics
At recommended operating conditions, unless otherwise specified; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Tamb = 40 C to +85 C
Unit
Min Typ 25 C Max 25 C Max 85 C
VT+
positive-going see Figure 5 and Figure 6
threshold voltage VCC = 0.75 V to 0.85 V
VCC = 1.1 V to 1.95 V
VCC = 2.3 V to 2.7 V
VT
negative-going see Figure 5 and Figure 6
threshold voltage VCC = 0.75 V to 0.85 V
VCC = 1.1 V to 1.95 V
VCC = 2.3 V to 2.7 V
VH
hysteresis
voltage
see Figure 5 and Figure 6
VCC = 0.75 V to 0.85 V
VCC = 1.1 V to 1.95 V
VCC = 2.3 V to 2.7 V
0.3VCC
-
0.4VCC
-
0.9
-
0.2VCC
-
0.3VCC
-
0.7
-
0.06VCC
-
0.1VCC
-
0.2
-
0.8VCC
0.7VCC
1.7
0.8VCC V
0.7VCC V
1.7 V
0.7VCC
0.6VCC
1.5
0.7VCC V
0.6VCC V
1.5 V
0.5VCC
0.4VCC
1.0
0.5VCC V
0.4VCC V
1.0 V
74AXP2G14
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 9 October 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
4 of 16