TDA8595_15 Datasheet, PDF (30/51 Pages) NXP Semiconductors – I2C-bus controlled 4  45 W power amplifier

NXP Semiconductors
TDA8595
I²C-bus controlled 4  45 W power amplifier
Table 17. Characteristics …continued
Refer to test circuit (see Figure 30) at V_P = V_P1 = V_P2 = 14.4 V; R_L = 4 ; f = 1 kHz; R_S = 0 ; normal mode; unless otherwise
specified. Tested at T_amb = 25 C; guaranteed for T_amb = 40 C to +105 C.
Symbol
Parameter
Conditions
Min
Typ
Max Unit
t_{amp_on}
amplifier on time
time from amplifier mute to
[3]
amplifier on; 90 % of output
signal; I_LO = 0 A
I²C-bus mode;
360
520
870
ms
with I_LO = 10 A  +30 ms;
no DC load (IB1[D1] = 0);
low pop disabled (IB2[D3] = 1);
see Figure 4
I²C-bus mode;
with I_LO = 10 A  +35 ms;
DC load active (IB1[D1] = 1);
low pop disabled (IB2[D3] = 1);
see Figure 5
565
695
1015 ms
I²C-bus mode;
with I_LO = 10 A  +30 ms;
DC load active (IB1[D1] = 1);
low pop enabled (IB2[D3] = 0);
see Figure 6
710
890
1270 ms
legacy mode;
with I_LO = 10 A  +20 ms;
V_STB = 7 V; R_ADSEL = 0 ;
see Figure 7
510
720
1120 ms
t_off
amplifier switch-off time time to DC output voltage < 0.1 V; ^[3]
I²C-bus mode; I_LO = 0 A
low pop disabled (IB2[D3] = 1);
with I_LO = 10 A  +0 ms;
see Figure 5
120
245
530
ms
low pop enabled (IB2[D3] = 0);
with I_LO = 10 A  +0 ms;
see Figure 6
140
280
620
ms
t_d(mute-on)
mute to on delay time
from 10 % to 90 % of output
-
signal; IB2[D1/D2] = 1 to 0;
V_i = 50 mV; see Figure 7
t_{d(soft_mute)}
soft mute delay time
from 90 % to 10 % of output
-
signal; V_i = 50 mV;
IB2[D1/D2] = 0 to 1; see Figure 7
20
40
ms
20
40
ms
t_{d(fast_mute)}
fast mute delay time
from 90 % to 10 % of output
signal; V_STB from 8 V to 1.3 V;
see Figure 7
-
0.1
1
ms
t_{(start-Vo(off))}
engine start to output off V_P from 14.4 V to 7 V; V_o < 0.5 V;
-
time
see Figure 9
0.1
1
ms
t_{(start-SVRoff)}
engine start to SVR off time V_P from 14.4 V to 7 V;
V_SVR < 2 V; see Figure 9
I²C-bus interface^[4]
-
40
75
ms
V_IL
LOW-level input voltage pins SCL and SDA
V_IH
HIGH-level input voltage pins SCL and SDA
V_OL
LOW-level output voltage pin SDA; I_L = 5 mA
-
-
2.3
-
-
1.5
V
5.5
V
0.4
V
TDA8595
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 11 June 2013
© NXP B.V. 2013. All rights reserved.
30 of 51