74F569 Datasheet, PDF(3/14 Page) NXP Semiconductors – 4-bit bidirectional binary synchronous counter 3-State

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

74F569 Datasheet, PDF (3/14 Pages) NXP Semiconductors – 4-bit bidirectional binary synchronous counter 3-State

◁

Philips Semiconductors

4-bit bidirectional binary synchronous counter (3-State)

Product specification

74F569

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS

DESCRIPTION

74F(U.L.)

HIGH/LOW

D0 - D3

Parallel data inputs

1.0/1.0

CEP

Count Enable parallel input (active Low)

1.0/1.0

CET

Count Enable Trickle input (active Low)

1.0/2.0

Clock input (active rising edge)

1.0/1.0

Parallel Enable input (active Low)

1.0/2.0

U/D

Up/Down count control input

1.0/1.0

Output Enable input

1.0/1.0

Master Reset input (active Low)

1.0/1.0

Synchronous Reset (active Low)

1.0/1.0

Terminal count output (active Low)

50/33

Clocked carry output (active Low)

50/33

Q0 - Q3

Data outputs

150/40

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20ÂµA in the High state and 0.6mA in the Low state.

LOAD VALUE

HIGH/LOW

20ÂµA/0.6mA

20ÂµA/1.2mA

20ÂµA/0.6mA

20ÂµA/1.2mA

20ÂµA/0.6mA

1.0mA/20mA

3.0mA/24mA

FUNCTIONAL DESCRIPTION

The 74F569 counts in the modulo-16 binary sequence. From

state 0 (LLLL) it will increment to 15 in the up mode; in the down

mode it will decrement from 15 to 0. The clock inputs of all flip-flops

are driven parallel through a clock buffer. All state changes (except

due to Master Reset) occur synchronously with the Low-to-High

transition of the Clock Pulse (CP) input.

The circuit has five fundamental modes of operation, in order of

precedence: asynchronous reset, synchronous reset, parallel load,

count and hold. Six control inputsâMaster Reset (MR), Synchronous

Reset (SR), Count Enable Trickle (CET), Parallel Enable (PE),

Count Enable Parallel (CEP), and the Up/Down (U/D) input â

determine the mode of operation, as shown in the Function Table.

A Low signal on MR overrides all other inputs and asynchronously

forces the flip-flop Q outputs Low. A Low signal on SR overrides

counting and parallel loading and allows the Q output to go Low on

the next rising edge of CP. A Low signal on PE overrides counting

and allows information on the parallel data (Dn) inputs to be loaded

into the flip-flops on the next rising edge of CP. With MR, SR, and

PE High, CEP and CET permit counting when both are Low.

Conversely, a High signal on either CEP and CET inhibits counting.

The 74F569 uses edge-triggered flip-flops and changing the SR, PE,

CEP, CET or U/D inputs when the CP is in either state does not

cause errors, provided that the recommended setup and hold times,

with respect to the rising edge of CP, are observed. Two types of

outputs are provided as overflow/underflow indicators. The Terminal

Count (TC) output is normally High and goes Low provided CET is

Low, when the counter reaches zero in the down mode, or reaches

maximum 15 in the up mode

TC will then remain Low until a state change occurs by counting or

presetting, or until U/D or CET is changed.

To implement synchronous multistage counters, the connections

between the TC output and the CEP and CET inputs can provide

either slow or fast carry propagation. Figure 1 shows the

connections for a simple ripple carry, in which the clock period must

be longer than the CP to TC delay of the first stage, plus the

cumulative CET to TC delays of the intermediate stages, plus the

CET to CP setup time of the last stage. This total delay plus setup

time sets the upper limit on clock frequency. For faster clock rates,

the carry look ahead connections in Figure 2 are recommended. In

this scheme the ripple delay through the intermediate stages

commences with the same clock that causes the first stage to tick

over from Max to Min in the up mode, or Min to Max in the down

mode, to start its final cycle. Since this takes 16 clocks to complete,

there is plenty of time for the ripple to progress through the

intermediate stages. The critical timing that limits the clock period is

the CP to TC delay of the first stage plus the CEP to CP setup time

of the last stage. The TC output is subject to decoding spikes due to

internal race conditions and is therefore not recommended for use

as a clock or asynchronous reset for flip-flops, register or counters.

For such applications, the Clocked Carry (CC) output is provided.

The CC output is normally High. When CEP, CET, and TC are Low,

the CC output will go Low, when the clock next goes Low and will

stay Low until the clock goes High again; as shown in the CC

Function Table. When the Output Enable (OE) is Low, the parallel

data outputs Q0âQ3 are active and follow the flip-flop Q outputs. A

High signal on OE forces Q0âQ3 to the High impedance state but

does not prevent counting, loading or resetting.

LOGIC EQUATIONS:

Count Enable=CEPÃCETÃPE

Up: TC=Q0ÃQ1ÃQ2ÃQ3Ã(Up)ÃCET

Down: TC=Q0ÃQ1ÃQ2ÃQ3Ã(Down)ÃCET

1996 Jan 05

▷