74HC75_15 Datasheet, PDF (2/20 Pages) NXP Semiconductors – Quad bistable transparant latch

Philips Semiconductors
74HC75
Quad bistable transparant latch
3. Quick reference data
Table 1: Quick reference data
Symbol Parameter
Conditions
Min Typ Max Unit
t_PHL, t_PLH propagation delay
nD to nQ, nQ
C_L = 15 pF;
V_CC = 5 V
-
11
-
ns
LEnn to nQ, nQ
-
11
-
ns
C_I
input capacitance
-
3.5 -
pF
C_PD
power dissipation
V_I = GND to V_CC ^[1] -
42
-
pF
capacitance per latch
[1] C_PD is used to determine the dynamic power dissipation (P_D in µW).
P_D = C_PD × V_CC2 × f_i × N + ∑(C_L × V_CC2 × f_o) where:
f_i = input frequency in MHz;
f_o = output frequency in MHz;
C_L = output load capacitance in pF;
V_CC = supply voltage in V;
N = number of inputs switching;
∑(C_L × V_CC2 × f_o) = sum of outputs.
4. Ordering information
Table 2: Ordering information
Type number Package
Temperature range
74HC75N
−40 °C to +125 °C
74HC75D
−40 °C to +125 °C
74HC75DB
−40 °C to +125 °C
74HC75PW
−40 °C to +125 °C
Name
DIP16
SO16
SSOP16
TSSOP16
Description
plastic dual in-line package; 16 leads (300 mil)
plastic small outline package; 16 leads;
body width 3.9 mm
plastic shrink small outline package; 16 leads;
body width 5.3 mm
plastic thin shrink small outline package;
16 leads; body width 4.4 mm
Version
SOT38-4
SOT109-1
SOT338-1
SOT403-1
9397 750 13816
Product data sheet
Rev. 03 — 12 November 2004
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
2 of 20