English
Language : 

PNX3000 Datasheet, PDF (15/51 Pages) NXP Semiconductors – Analog front end for digital video processors
Philips Semiconductors
Analog front end for digital video
processors
Preliminary specification
PNX3000
Table 2 Overview of data link modes
MODE APPLICATION
DATA LINK 1
DATA LINK 2
VIDEO1
AUDIO1 VIDEO2 AUDIO2
DATA LINK 3
VIDEO3
TEST
0 standard
CVBS/Yprim C L1 R1 Yyuv U,V L2 R2 CVBSsec 2nd SIF HV_P HV_S
1 YUV 2fH input Yyuv
L1 R1 U V L2 R2 CVBSsec 2nd SIF HV_P HV_S
8 I2C-BUS SPECIFICATION
The slave addresses of the IC are given in Table 3. The circuit operates at clock frequencies of up to 400 kHz.
Table 3 Slave addresses (9A or 9E)
A6
A5
A4
A3
A2
A1
A0
R/W
1
0
0
1
1
A1
1
1/0
Bit A1 is controlled via the ADR pin, when the pin is connected to ground A1 = 0 and when connected to the positive
supply line A1 = 1. When this pin is left open it is connected to ground via an internal resistor.
8.1 Input control registers
Table 4 Input control registers; valid subaddresses: 00 to 0F; auto-increment mode available for subaddresses
FUNCTION
SUB
ADDR D7
D6
Vision IF 0
00
AFN AFW
Vision IF 1
01 IFON DSIF
IF PLL offset
02 IFGT VAI
IF tuner take over
03
VA1 VA0
IF PLL frequency
04
FXT IFA
IF synthesizer
frequency
05
SF7 SF6
Filters
06 BPUV BPY
Data link mode
07 DRND 0
Video switches 0
08 SEC3 SEC2
Video switches 1
09
VIM VSW
Video switches 2 and
0A
audio mute
0
MA2
RGB switches
0B
0 RSEL
Audio switches ADC
0C MONO SEA2
Audio switches 0
0D DSG A1S2
Audio switches 1
0E
0
M2G
IRQ mask status byte 0 0F
1(1)
IM6
D5
IFS
DFIF
IFO5
TTO5
IFB
SF5
BPP
0
SEC1
CMS
MA1
MAT
SEA1
A1S1
AMX
IM5
DATA BYTE
D4
D3
D2
D1
AGCM
DTV
IFO4
TTO4
IFC
SF4
FFI
IFLH
IFO3
TTO3
0
SF3
PMOD
SYNT
IFO2
TTO2
0
SF2
AGC1
SSIF
IFO1
TTO1
0
SF1
GD
HDTV
SEC0
CMP
MA0
SLPM
0
PRI3
CVA3
CVB3
BPS
0
PRI2
CVA2
CVB2
ST1
0
PRI1
CVA1
CVB1
DVD
SEA0
A1S0
M1G
IM4
0
MNM1
MNM0
MICON
IM3
0
PRA2
A0S2
A2S2
IM2
CMR
PRA1
A0S1
A2S1
IM1
POR
VALUE
D0 (HEX)
AGC0 00
QSS 00
IFO0 20
TTO0 20
0
80
SF0
00
ST0
00
DM
00
PRI0 00
CVA0 36
CVB0 76
CLPS 00
PRA0 00
A0S0 00
A2S0 00
IM0
80
Note
1. The value of this bit cannot be changed.
2004 Oct 04
15