English
Language : 

74HC4016 Datasheet, PDF (14/14 Pages) NXP Semiconductors – Quad bilateral switches
Philips Semiconductors
Quad bilateral switches
Product specification
74HC/HCT4016
TEST CIRCUIT AND WAVEFORMS
Conditions
TEST
tPZH
tPZL
tPHZ
tPLZ
others
SWITCH
GND
VCC
GND
VCC
open
Vis
VCC
GND
VCC
GND
pulse
CL = load capacitance including jig and probe capacitance
(see AC CHARACTERISTICS for values).
RT = termination resistance should be equal to the output
impedance ZO of the pulse generator.
tr = tf = 6 ns; when measuring fmax, there is no constraint
tr, tf with 50% duty factor.
FAMILY
74HC
74HCT
AMPLITUDE
VCC
3.0 V
VM
50%
1.3 V
tr; tf
fmax;
PULSE WIDTH
< 2 ns
< 2 ns
OTHER
6 ns
6 ns
Fig.18 Test circuit for measuring AC performance.
CL = load capacitance including jig and probe capacitance
(see AC CHARACTERISTICS for values).
RT = termination resistance should be equal to the output
impedance ZO of the pulse generator.
tr = tf = 6 ns; when measuring fmax, there is no constraint
tr, tf with 50% duty factor.
FAMILY
74HC
74HCT
AMPLITUDE
VCC
3.0 V
VM
50%
1.3 V
tr; tf
fmax;
PULSE WIDTH
< 2 ns
< 2 ns
OTHER
6 ns
6 ns
Fig.19 Input pulse definitions.
PACKAGE OUTLINES
See “74HC/HCT/HCU/HCMOS Logic Package Outlines”.
December 1990
14