English
Language : 

74HC164 Datasheet, PDF (13/24 Pages) NXP Semiconductors – 8-bit serial-in/parallel-out shift register
Philips Semiconductors
74HC164; 74HCT164
8-bit serial-in, parallel-out shift register
9397 750 14693
Product data sheet
Table 10: Dynamic characteristics for 74HCT164
GND = 0 V; tr = tf = 6 ns; CL = 50 pF; test circuit see Figure 10; unless otherwise specified
Symbol Parameter
Conditions
Min
Typ
Max
Tamb = 25 °C
tPHL, tPLH propagation delay
CP to Qn
VCC = 4.5 V;
see Figure 7
-
17
36
tPHL
propagation delay
MR to Qn
VCC = 4.5 V;
see Figure 8
-
19
38
tTHL, tTLH output transition time
VCC = 4.5 V;
see Figure 7
-
7
15
tW
clock pulse width;
VCC = 4.5 V;
HIGH or LOW
see Figure 7
18
7
-
master reset pulse width; VCC = 4.5 V;
LOW
see Figure 8
18
10
-
trem
removal time MR to CP VCC = 4.5 V;
see Figure 8
16
7
-
tsu
set-up time
VCC = 4.5 V;
DSA, and DSB to CP see Figure 9
12
6
-
th
hold time DSA, and DSB VCC = 4.5 V;
to CP
see Figure 9
+4
−2
-
fmax
maximum clock pulse VCC = 4.5 V;
frequency
see Figure 7
27
55
-
Tamb = −40 °C to +85 °C
tPHL, tPLH propagation delay
CP to Qn
VCC = 4.5 V;
see Figure 7
-
-
45
tPHL
propagation delay
MR to Qn
VCC = 4.5 V;
see Figure 8
-
-
48
tTHL, tTLH output transition time
VCC = 4.5 V;
see Figure 7
-
-
19
tW
clock pulse width;
VCC = 4.5 V;
HIGH or LOW
see Figure 7
23
-
-
master reset pulse width; VCC = 4.5 V;
LOW
see Figure 8
23
-
-
trem
removal time MR to CP VCC = 4.5 V;
see Figure 8
20
-
-
tsu
set-up time
VCC = 4.5 V;
DSA, and DSB to CP see Figure 9
15
-
-
th
hold time DSA, and DSB VCC = 4.5 V;
to CP
see Figure 9
4
-
-
fmax
maximum clock pulse VCC = 4.5 V;
frequency
see Figure 7
22
-
-
Tamb = −40 °C to +125 °C
tPHL, tPLH propagation delay
CP to Qn
VCC = 4.5 V;
see Figure 7
-
-
54
tPHL
propagation delay
MR to Qn
VCC = 4.5 V;
see Figure 8
-
-
57
tTHL, tTLH output transition time
VCC = 4.5 V;
see Figure 7
-
-
22
Unit
ns
ns
ns
ns
ns
ns
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
MHz
ns
ns
ns
Rev. 03 — 4 April 2005
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
13 of 24