English
Language : 

NE5565 Datasheet, PDF (1/6 Pages) NXP Semiconductors – Electronic ballast controller circuit
Philips Semiconductors
Electronic ballast controller circuit
Product specification
NE5565
DESCRIPTION
The Electronic Ballast controller chip has been designed in a bipolar
process. It is housed in a 20-lead dual-in-line plastic package. The
control chip contains the equivalent of two (2) switched mode power
supply control circuits. The first SMPS controller is a DC-to-DC
converter operating in the discontinuous current conduction mode.
It is used as a PFC in the ballast system to provide a DC voltage
step-up function, good AC power factor, low AC current harmonic
distortion, and circuit protection against some types of AC voltage
transients. The PFC uses pulse width modulation to control the
power transfer with an external MOS power transistor. The second
SMPS circuit is a half-bridge oscillator circuit. It converts the DC
output voltage of the PFC into a high frequency AC voltage for
operating lamps. Power transfer in this circuit is controlled by
changing the switch frequency. The half-bridge controller circuit is
capable of driving two external high voltage MOS power transistors
and it has circuits to regulate the lamp current, limit the peak lamp
voltage, and protect the power switches during fault conditions. This
electronic ballast controller circuit has the capability of being used in
a dimming application.
FEATURES:
• Complete PFC correction and dimming ballast control on one IC
• Low line current distortion PFC
ORDERING INFORMATION
DESCRIPTION
20-Pin Plastic Dual-In-Line Package (DIP)
PIN CONFIGURATION
N Package
CT 1
CP 2
DMAX 3
RT 4
RXCX 5
VLAMP 6
CRECT 7
LI2 8
LI 9
CSI 10
20 DCOUT
19 DC
18 OV
17 PF
16 VREF
15 IPRIM
14 OUTH
13 VCC
12 OUTP
11 GND
Figure 1. Pin Configuration
SL00524
• Selectable variable frequency modes
• Programmable pre-hit and ignition
• Lamp over-voltage protection
• PFC over-voltage protection for preventing over-shooting due to
load removal
TEMPERATURE RANGE
0 to +85°C
ORDER CODE
NE5565N
DWG #
SOT146-1
BLOCK DIAGRAM
1996 May 21
CRECT 7
LI2 8
LI 9
CSI 10
GND 11
OUTP 12
VCC 13
VLAMP
6
RXCX
RT
54
VCC
3 DMAX
2 CP
1 CT
14
15
16 17 18
19
OUTH IPRIM
VREF PF OV
DC
Figure 2. Block Diagram
1
20 DCOUT
SL00525
853-1835 16843