HEF4013BT-Q100J Datasheet, PDF(1/16 Page) NXP Semiconductors – Standardized symmetrical output characteristics

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

HEF4013BT-Q100J Datasheet, PDF (1/16 Pages) NXP Semiconductors – Standardized symmetrical output characteristics

HEF4013B-Q100

Dual D-type flip-flop

Rev. 2 â 20 February 2013

Product data sheet

1. General description

The HEF4013B-Q100 is a dual D-type flip-flop that features independent set-direct input

(SD), clear-direct input (CD), clock input (CP) and outputs (Q, Q). Data is accepted when

CP is LOW and is transferred to the output on the positive-going edge of the clock. The

active HIGH asynchronous CD and SD inputs are independent and override the D or CP

inputs. The outputs are buffered for best system performance. The Schmitt trigger action

of the clock inputs, makes the circuit highly tolerant of slower clock rise and fall times.

It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS

(usually ground). Connect unused inputs to VDD, VSS, or another input.

This product has been qualified to the Automotive Electronics Council (AEC) standard

Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

ï® Automotive product qualification in accordance with AEC-Q100 (Grade 1)

ïµ Specified from ï40 ï°C to +85 ï°C and from ï40 ï°C to +125 ï°C

ï® Tolerant of slow clock rise and fall times

ï® Fully static operation

ï® 5 V, 10 V, and 15 V parametric ratings

ï® Standardized symmetrical output characteristics

ï® ESD protection:

ïµ MIL-STD-883, method 3015 exceeds 2000 V

ïµ HBM JESD22-A114F exceeds 2000 V

ïµ MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 ï)

ï® Complies with JEDEC standard JESD 13-B

3. Applications

ï® Counters and dividers

ï® Registers

ï® Toggle flip-flops

▷