|
74LVCH32245A_15 Datasheet, PDF (1/15 Pages) NXP Semiconductors – 32-bit bus transceiver with direction pin; 5 V tolerant; 3-state | |||
|
74LVCH32245A
32-bit bus transceiver with direction pin; 5 V tolerant; 3-state
Rev. 5 â 15 December 2011
Product data sheet
1. General description
The 74LVCH32245A is a 32-bit transceiver featuring non-inverting 3-state bus compatible
outputs in both send and receive directions. The device features four output enable (nOE)
inputs for easy cascading and four send/receive (nDIR) inputs for direction control.
Pin nOE controls the outputs so that the buses are effectively isolated.
Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be
applied to the outputs. These features allow the use of these devices in mixed
3.3 V and 5 V applications.
To ensure the high-impedance state during power-up or power-down, pin nOE should be
tied to VCC through a pull-up resistor; the minimum value of the resistor is determined by
the current-sinking capability of the driver.
Bus hold on data inputs eliminates the need for external pull-up resistors to hold unused
inputs.
2. Features and benefits
ï® 5 V tolerant inputs/outputs for interfacing with 5 V logic
ï® Wide supply voltage range from 2.3 V to 3.6 V
ï® CMOS low power consumption
ï® MULTIBYTE flow-through standard pin-out architecture
ï® Low inductance multiple power and ground pins for minimum noise and ground
bounce
ï® Direct interface with TTL levels
ï® Inputs accept voltages up to 5.5 V
ï® High-impedance when VCC = 0 V
ï® All data inputs have bus hold
ï® Complies with JEDEC standard:
ïµ JESD8-7A (1.65 V to 1.95 V)
ïµ JESD8-5A (2.3 V to 2.7 V)
ïµ JESD8-C/JESD36 (2.7 V to 3.6 V)
ï® ESD protection:
ïµ HBM JESD22-A114F exceeds 2000 V
ïµ MM JESD22-A115B exceeds 200 V
ïµ CDM JESD22-C101E exceeds 1000 V
ï® Specified from ï40 ï°C to +85 ï°C and ï40 ï°C to +125 ï°C
ï® Packaged in plastic fine-pitch ball grid array package
|
▷ |