|
74LVCH322244A_15 Datasheet, PDF (1/14 Pages) NXP Semiconductors – 32-bit buffer/line driver; 30 series termination resistors; 5 V tolerant input/output; 3-state | |||
|
74LVCH322244A
32-bit buffer/line driver; 30 ï series termination resistors; 5 V
tolerant input/output; 3-state
Rev. 3 â 16 December 2011
Product data sheet
1. General description
The 74LVCH322244A is a 32-bit non-inverting buffer/line driver with 3-state outputs. The
3-state outputs are controlled by the output enable inputs nOE. A HIGH on input nOE
causes the outputs to assume a high-impedance OFF-state.
The device is designed with 30 ï series termination resistors in both HIGH and LOW
output stages to reduce line noise.
To ensure the high-impedance state during power-up or power-down, input nOE should
be tied to VCC through a pull-up resistor; the minimum value of the resistor is determined
by the current-sinking capability of the driver.
Inputs can be driven from either 3.3 V or 5 V devices. In 3-state operation, outputs can
handle 5 V. These features allow the use of these devices in a mixed 3.3 V and 5 V
environment.
Bus hold on data inputs eliminates the need for external pull-up resistors to hold unused
or floating data inputs at a valid logic level.
2. Features and benefits
ï® 5 V tolerant inputs/outputs for interfacing with 5 V logic
ï® Wide supply voltage range from 1.2 V to 3.6 V
ï® CMOS low power consumption
ï® MULTIBYTE flow-through standard pin-out architecture
ï® Low inductance multiple power and ground pins for minimum noise and ground
bounce
ï® Direct interface with TTL levels
ï® Integrated 30 ï termination resistors
ï® All data inputs have bus hold
ï® Complies with JEDEC standard:
ïµ JESD8-7A (1.65 V to 1.95 V)
ïµ JESD8-5A (2.3 V to 2.7 V)
ïµ JESD8-C/JESD36 (2.7 V to 3.6 V)
ï® ESD protection:
ïµ HBM JESD22-A114F exceeds 2000 V
ïµ MM JESD22-A115-B exceeds 200 V
ïµ CDM JESD22-C101E exceeds 1000 V
ï® Specified from ï40 ï°C to +85 ï°C and ï40 ï°C to +125 ï°C
|
▷ |