74HC_HCT4094_15 Datasheet, PDF (1/23 Pages) NXP Semiconductors – 8-stage shift-and-store bus register

74HC4094; 74HCT4094
8-stage shift-and-store bus register
Rev. 6 — 31 December 2012
Product data sheet
1. General description
The 74HC4094; 74HCT4094 is an 8-bit serial-in/serial or parallel-out shift register with a
storage register and 3-state outputs. Both the shift and storage register have separate
clocks. The device features a serial input (D) and two serial outputs (QS1 and QS2) to
enable cascading. Data is shifted on the LOW-to-HIGH transitions of the CP input. Data is
available at QS1 on the LOW-to-HIGH transitions of the CP input to allow cascading when
clock edges are fast. The same data is available at QS2 on the next HIGH-to-LOW
transition of the CP input to allow cascading when clock edges are slow. The data in the
shift register is transferred to the storage register when the STR input is HIGH. Data in the
storage register appears at the outputs whenever the output enable input (OE) is HIGH. A
LOW on OE causes the outputs to assume a high-impedance OFF-state. Operation of the
OE input does not affect the state of the registers. Inputs include clamp diodes. This
enables the use of current limiting resistors to interface inputs to voltages in excess of
V_CC.
2. Features and benefits
 Complies with JEDEC standard JESD7A
 Input levels:
 For 74HC4094: CMOS level
 For 74HCT4094: TTL level
 Low-power dissipation
 ESD protection:
 HBM JESD22-A114F exceeds 2 000 V
 MM JESD22-A115-A exceeds 200 V
 Specified from 40 C to +85 C and from 40 C to +125 C
3. Applications
 Serial-to-parallel data conversion
 Remote control holding register