|
74CBTLVD3384_15 Datasheet, PDF (1/20 Pages) NXP Semiconductors – 10-bit level-shifting bus switch with 5-bit output enables | |||
|
74CBTLVD3384
10-bit level-shifting bus switch with 5-bit output enables
Rev. 2 â 16 December 2011
Product data sheet
1. General description
The 74CBTLVD3384 is a dual 5-pole, single-throw bus switch. The device features two
output enable inputs (nOE) that each control five switch channels. The switches are
disabled when the associated nOE input is HIGH. Schmitt-trigger action at control inputs
makes the circuit tolerant of slower input rise and fall times. This device is fully specified
for partial power-down applications using IOFF. The IOFF circuitry disables the output,
preventing the damaging backflow current through the device when it is powered down.
2. Features and benefits
ï® Supply voltage range from 3.0 V to 3.6 V
ï® High noise immunity
ï® Complies with JEDEC standard:
ïµ JESD8-B/JESD36 (3.0 V to 3.6 V)
ï® ESD protection:
ïµ HBM JESD22-A114F exceeds 2000 V
ïµ CDM AEC-Q100-011 revision B exceeds 1000 V
ï® 5 ï switch connection between two ports
ï® ï3 dB bandwidth at 600 MHz
ï® Rail to rail switching on data I/O ports
ï® CMOS low power consumption
ï® Latch-up performance exceeds 250 mA per JESD78B Class I level A
ï® IOFF circuitry provides partial Power-down mode operation
ï® Multiple package options
ï® Specified from ï40 ï°C to +85 ï°C and ï40 ï°C to +125 ï°C
|
▷ |