74AXP1T57_15 Datasheet, PDF(1/25 Page) NXP Semiconductors – Dual supply configurable multiple function gate

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

74AXP1T57_15 Datasheet, PDF (1/25 Pages) NXP Semiconductors – Dual supply configurable multiple function gate

74AXP1T57

Dual supply configurable multiple function gate

Rev. 1 â 3 August 2015

Product data sheet

1. General description

The 74AXP1T57 is a dual supply configurable multiple function gate with Schmitt-trigger

inputs. It features three inputs (A, B and C), an output (Y) and dual supply pins (VCCI and

VCCO). The inputs are referenced to VCCI and the output is referenced to VCCO. All inputs

can be connected directly to VCCI or GND. VCCI can be supplied at any voltage between

0.7 V and 2.75 V and VCCO can be supplied at any voltage between 1.2 V and 5.5 V. This

feature allows voltage level translation. The 74AXP1T57 can be configured as any of the

following logic functions AND, OR, NAND, NOR, XNOR, inverter and buffer.

This device ensures very low static and dynamic power consumption across the entire

supply range and is fully specified for partial power down applications using IOFF. The IOFF

circuitry disables the output, preventing the potentially damaging backflow current through

the device when it is powered down.

2. Features and benefits

ï® Wide supply voltage range:

ïµ VCCI: 0.7 V to 2.75 V

ïµ VCCO: 1.2 V to 5.5 V

ï® Low input capacitance; CI = 0.6 pF (typical)

ï® Low output capacitance; CO = 1.8 pF (typical)

ï® Low dynamic power consumption; CPD = 0.6 pF at VCCI = 1.2 V (typical)

ï® Low dynamic power consumption; CPD = 7.1 pF at VCCO = 3.3 V (typical)

ï® Low static power consumption; ICCI = 0.5 ïA (85 ï°C maximum)

ï® Low static power consumption; ICCO = 1.8 ïA (85 ï°C maximum)

ï® High noise immunity

ï® Complies with JEDEC standard:

ïµ JESD8-12A.01 (1.1 V to 1.3 V; A, B, C inputs)

ïµ JESD8-11A.01 (1.4 V to 1.6 V)

ïµ JESD8-7A (1.65 V to 1.95 V)

ïµ JESD8-5A.01 (2.3 V to 2.7 V)

ïµ JESD8-C (2.7 V to 3.6 V; Y output)

ïµ JESD12-6 (4.5 V to 5.5 V; Y output)

ï® ESD protection:

ïµ HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV

ïµ CDM JESD22-C101E exceeds 1000 V

ï® Latch-up performance exceeds 100 mA per JESD78D Class II

ï® Inputs accept voltages up to 2.75 V

ï® Low noise overshoot and undershoot < 10 % of VCCO

▷