PT7C43390 Datasheet, PDF (6/38 Pages) Pericom Semiconductor Corporation – Real-time Clock Module

||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
PT7C43390/43390C
Real-time Clock Module
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
AC Electrical Characteristics
Measure conditions
Input pulse voltage
Input pulse rise/fall time
Output determination voltage
Output load
V_IH = 0.9 ×V_DD, V_IL = 0.1 ×V_DD
20ns
V_OH = 0.5 ×V_DD, V_OL = 0.5 ×V_DD
100pF + pull-up resistance 1kΩ
Symbol
Parameter
V_DD > 1.35 V^*2
Min. Typ. Max.
V_DD > 3.0 V^*2
Min. Typ. Max.
Unit
F_SCL
SCL clock frequency
0
-
100
0
-
400
kHz
t_LOW
t_HIGH
t_PD
t_SU.STA
SCL clock low time
SCL clock high time
SDA output delay time
Start condition setup time
4.7
-
-
1.3
-
-
µs
4
-
-
0.6
-
-
µs
-
-
3.5
-
-
0.9
µs
4.7
-
-
0.6
-
-
µs
t_HD.STA Start condition hold time
4
-
-
0.6
-
-
µs
t_SU.DAT
Data input setup time
250
-
-
100
-
-
ns
t_HD.DAT
t_SU.STO
t_R
Data output hold time
Stop condition setup time
SCL, SDA rise time
0
-
4.7
-
-
-
-
0
-
-
µs
-
0.6
-
-
µs
1
-
-
0.3
µs
t_F
SCL, SDA fall time
-
-
0.3
-
-
0.3
µs
t_BUF
Bus release time
4.7
-
-
1.3
-
-
µs
t_I
Noise suppression time
-
-
100
-
-
50
ns
*1. Since the output format of the SDA pin is Nch open-drain output, output data definition time is determined by the values of the
load resistance (R_L) and load capacity (C_L) outside the IC. Therefore, use this value only as a reference value.
*2 Regarding the power supply voltage, refer to “Recommended Operating Conditions”.
2015-12-0001
PT0280-8 12/11/15
6